Static information storage and retrieval – Associative memories – Ferroelectric cell
Patent
1999-05-21
2000-12-26
Hoang, Huan
Static information storage and retrieval
Associative memories
Ferroelectric cell
36518508, 36518907, G11C 1500
Patent
active
061669385
ABSTRACT:
Input partitioning logic is coupled to bit-lines of a content addressable memory (CAM) array having four-transistor (4-T) non-volatile Flash CAM cells. Prior to a program or search operation on the 4-T Flash CAM cells, two input data bits and their complements are applied to the input partitioning logic, which can be two-input NAND, NOR, AND, or OR gates. By selecting the appropriate values for the input bits, individual ones of the memory cells in the 4-T CAM cell can be programmed, or a desired two-bit pattern can be searched. The use of input partitioning logic prior to applying the search and program voltages to the bit-lines of the CAM cell results in substantially less voltage transitions during searches and less required programming current because fewer Flash memory cells are required to be programmed. Consequently, power consumption while operating the CAM array is substantially reduced, and the Flash memory cell endurance is effectively increased. Global masking techniques can be effectively applied to the input partitioning logic. These same techniques can also be used for DRAM-based CAM cells.
REFERENCES:
patent: 4538243 (1985-08-01), Zehner
patent: 4833643 (1989-05-01), Hori
patent: 4890260 (1989-12-01), Chuang et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 5034919 (1991-07-01), Sasai et al.
patent: 5040134 (1991-08-01), Park
patent: 5051949 (1991-09-01), Young
patent: 5111427 (1992-05-01), Kobayashi et al.
patent: 5226005 (1993-07-01), Lee et al.
patent: 5258946 (1993-11-01), Graf
patent: 5267213 (1993-11-01), Sung et al.
patent: 5305262 (1994-04-01), Yoneda
patent: 5383146 (1995-01-01), Threewitt
patent: 5386379 (1995-01-01), Al-Yahia et al.
patent: 5396449 (1995-03-01), Atallah et al.
patent: 5422838 (1995-06-01), Lin
patent: 5453948 (1995-09-01), Yoneda
patent: 5455784 (1995-10-01), Yamada
patent: 5568415 (1996-10-01), McLellan et al.
patent: 5619446 (1997-04-01), Yoneda et al.
patent: 5642114 (1997-06-01), Komoto et al.
patent: 5787458 (1998-07-01), Miwa
patent: 5828593 (1998-10-01), Schultz et al.
patent: 5859791 (1999-01-01), Schultz et al.
patent: 5890201 (1999-03-01), McLellan et al.
patent: 5940852 (1999-08-01), Rangasayee et al.
patent: 5949696 (1999-07-01), Threewitt
Aragaki et al., "A High Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell," IEICE Trans. Electron., vol. E76-C, No. 11, Nov. 1993, pp. 1649-1656.
Ghose and Dharmaraj, "Response Pipelined CAM Chips: The First Generation and Beyond," The 7th Int'l Conference on VLSI Design, Jan. 5-8, 1994, pp. 365-368.
Glaise and Munier, "A Low Cost Searching Device for an ATM Adapter," The 6th Int'l Conference on Computer Communications and Networks, Sep. 22-25, 1997, pp. 488-493.
Hanyu et al., "Design of a One-Transistor-Cell Multiple-Valued CAM," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1669-1674.
Hanyu et al., "2-Transistor-Cell 4-Valued Universal-Literal CAM for a Cellular Logic Image Processor," 1997 IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers, First Edition, Feb. 1997, pp. 46-47 and 427.
Hanyu et al., "One-Transistor-Cell 4-Valued Universal-Literal CAM for Cellular Logic Image Processing," The 27th Int'l Symposium on Multiple-Valued Logic, May 28-30, 1997, pp. 175-180.
Hanyu et al., "Multiple-Valued Floating-Gate-MOS Pass Logic and Its Application to Logic-in-Memory VLSI," The 28th Int'l Symposium on Multiple-Valued Logic, May 27-29, 1998, pp. 270-275.
Jamil, "RAM versus CAM," IEEE Potentials, vol. 16, No. 2, Apr./May 1997, pp. 26-29.
Kramer et al., "55GCPS CAM Using 5b Analog Flash," 1997 IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers, First Edition, Feb. 1997, pp.44-45 and 427.
Miwa et al., "A 1Mb 2-Transistor/bit Non-Volatile CAM Based on Flash-Memory Technologies," 1996 IEEE Int'l Solid-State Circuits Conference, Digest of Technical Papers, First Edition, Feb. 1996, pp. 40-41 and 414.
Miwa et al., "A 1-Mb 2-Tr/b Nonvolatile CAM Based on Flash Memory Technologies," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1601-1609.
Schultz and Gulak, "CAM-Based Single-Chip Shared Buffer ATM Switch," IEEE Int'l Conference on Communications, May 1-5, 1994, pp. 1190-1195.
Schultz and Gulak, "Fully-Parallel Multi-Megabit Integrated CAM/RAM Design," IEEE Int'l Workshop on Memory Technology, Design and Testing, Aug. 8-9, 1994, pp. 46-51.
Schultz and Gulak, "Fully Parallel Integrated CAM/RAM Using Preclassification to Enable Large Capacities," IEEE Journal of Solid-State Circuits, vol. 31, No. 5, May 1996, pp. 689-699.
Shafai et al., "Fully Parallel 30-MHz, 2.5-Mb CAM," IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998 pp. 1690-1696.
Wade and Sodini, "A Ternary Content Addressable Search Engine," IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 1003-1013.
Yamagata et al., "A 288-kb Fully Parallel Content Addressable Memory Using a Stacked-Capacitor Cell Structure," IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1927-1933.
Yamagata et al., "A Bitline Control Circuit Scheme and Redundancy Technique for High-Density Dynamic Content Addressable Memories," IEICE Trans. Electron., vol. E76-C, No. 11, Nov. 1993, pp. 1657-1664.
Hoang Huan
SanDisk Corporation
LandOfFree
Data encoding for content addressable memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data encoding for content addressable memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data encoding for content addressable memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002139