Data driven information processing system using address translat

Details Data driven information processing system using address translat Data driven information processing system using address translat

1994-05-31

1998-03-17

Chan, Eddie P.

395416, 395417, 395467, 395482, 395496, 395457, 395446, G06F 1210

Patent

active

057297118

ABSTRACT:
The system includes a data driven processor, a main memory, a cache memory and a memory access unit for accessing the cache memory, the main memory or both and for maintaining the contents of the cache memory in coherence with the contents of the main memory. Read/write from and to the memory can be carried out accurately at high speed without increasing the circuit scale. The memory access unit stores, in response to a write instruction, the data also in the cache memory. Even in a specific processing in which one data is read only once, the data can be read from the cache memory unit. Preferably, the memory access unit stores information specifying an access mode of the most recent access to the cache memory address by address, and compares the most recent access mode and the mode of the access to be taken. The memory access unit permits or inhibits access based on the result of comparison. A data item is not likely to be erroneously overwritten by the subsequent data before it is read. Preferably, the system includes main memories to which different addresses are allotted. The memory access unit accesses the cache memory by converting the address such that areas of different main memories are commonly assigned to one same area of the cache memory. For example, a part of the address is masked. Since a common area can be used both for reading and writing, the circuit scale can be reduced. A method for efficiently operating the system is also disclosed.

REFERENCES:
patent: 4513367 (1985-04-01), Chan et al.
patent: 4914577 (1990-04-01), Stewart et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5206945 (1993-04-01), Nishimukai et al.
patent: 5230070 (1993-07-01), Liu
patent: 5261069 (1993-11-01), Wilkinson et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5386580 (1995-01-01), Yoshida et al.
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5479625 (1995-12-01), Nishimukai et al.
Alan J. Smith, "Cache Memories", Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Peter M Kogge, "The Architecture of Pipelined Computers", Hemisphere Publishing Corp., 1981, pp. 71-95 & 212-287.
"An Evaluation of Parallel-Procesing in the Dynamic Data-Driven Processors", Kanekura et al., Information Processing Society of Japan,, IPSJ, pp. 9-18, Nov. 1991.

Affiliated with

Also associated with

Rating

Data driven information processing system using address translat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data driven information processing system using address translat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data driven information processing system using address translat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-966494