Data compression interface having parallel memory architecture

Details Data compression interface having parallel memory architecture Data compression interface having parallel memory architecture

1983-03-15

1985-10-08

Wise, Edward J.

Boots, shoes, and leggings

364469, 356431, 250563, 250572, G01N 2132

Patent

active

045464448

ABSTRACT:
A data compression interface is characterized by a memory system having an architecture configured from a first and a second serial memory connected in parallel. One memory serves during alternate frames as a data collection memory while the other serves during that same frame as an output memory.

REFERENCES:
patent: 3898469 (1975-08-01), Nichols et al.
patent: 3980891 (1976-09-01), Slaker
patent: 4134684 (1979-01-01), Jette
patent: 4173441 (1979-11-01), Wolf

Affiliated with

Also associated with

Rating

Data compression interface having parallel memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data compression interface having parallel memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data compression interface having parallel memory architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2224038