Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1996-12-02
1998-07-07
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327159, 327292, H03L 706
Patent
active
057774986
ABSTRACT:
A circuit that compensates for delays induced by clock generation logic and distributed clock drivers in phase lock loop applications is disclosed. The circuit is a phase lock loop (PLL) which contains a clock synchronization circuit that operates to synchronize a transition edge of a signal generated by a frequency divider against a distributed clock signal generated by a clock output driver of the circuit. The synchronization occurs unless the clock synchronization circuit is disabled.
REFERENCES:
patent: 5307381 (1994-04-01), Ahuja
patent: 5406590 (1995-04-01), Miller et al.
Cometti Aldo Giovanni
O'Bleness R. Frank
Callahan Timothy P.
Galanthay Theodore E.
Jorgenson Lisa K.
Lam T. T.
Larson Renee M.
LandOfFree
Data compensation/resynchronization circuit for phase lock loops does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data compensation/resynchronization circuit for phase lock loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data compensation/resynchronization circuit for phase lock loops will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1210070