Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal
Reexamination Certificate
2011-01-04
2011-01-04
Senfi, Behrooz (Department: 2482)
Pulse or digital communications
Bandwidth reduction or expansion
Television or motion video signal
C382S268000
Reexamination Certificate
active
07864857
ABSTRACT:
A method and apparatus for calculating the quantized difference between a pixel in a current frame and a pixel in a reference frame is disclosed. The apparatus of the present invention generates a “1 of n” significant difference bit output which may easily be logically OR'd with the difference values from other comparisons to determine the maximum difference over an area of pixels.
REFERENCES:
patent: 5583573 (1996-12-01), Asamura et al.
patent: 5726712 (1998-03-01), Ogura
patent: 5748243 (1998-05-01), Suzuki
patent: 5949555 (1999-09-01), Sakai et al.
patent: 5990852 (1999-11-01), Szamrej
patent: 6633670 (2003-10-01), Matthews
patent: 6664969 (2003-12-01), Emerson et al.
patent: 7020201 (2006-03-01), Luo et al.
patent: 7050502 (2006-05-01), Yasunari et al.
patent: 2002/0009287 (2002-01-01), Ueda
patent: 2004/0062313 (2004-04-01), Schoenblum
patent: 2004/0095998 (2004-05-01), Luo et al.
patent: 2006/0071825 (2006-04-01), Demos
Chan, Yum-Lam. et al., “New Adaptive Pixel Decimation for Block Motion Vector Estimation,”IEEE Trans. Circuits Syst. Video Technol., vol. 6, No. 1, pp. 113-118, Feb. 1996.
He, Z.L .et al, “Low Power Motion Estimation Design Using Adaptive Pixel Truncation,”Proceedings of the 1997 international symposium on Low power electronics and design, Monterey CA—USA, pp. 167-172, 1997.
He, Zhongli et al., “Reducing Hardware Complexity of Motion Estimation Algorithms Using Truncated Pixels”,Proc. IEEE ISCAS'97, vol. 4, pp. 2809-2812, Jun. 1997.
He, Zhong-Li et al., “Low-Power VLSI Design for Motion Estimation Using Adaptive Pixel Truncation,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 10, No. 5, pp. 669-678, Aug. 2000.
Ko, Young-Ki et al., “VLSI Architecture for Fast Motion Estimation Based on Bit-Plane Matching,”Journal of the Korean Physical Society, vol. 37, No. 6, pp. 938-944, Dec. 2000.
Komarek, Thomas et al., “Array Architecture for Block Matching Algorithms,”IEEE Trans. on Circuits and Systems, vol. 36, No. 10, pp. 1301-1308, Oct. 1989.
Kuroda, Y. et al., “A Sub-mW MPEG-4 Motion Estimation Processor Core for Mobile Video Application,”ASP-DAC, pp. 527-528, 2004.
Lam, Kin-Hung et al., “Low Power 2-D Array VLSI Architecture for Block Matching Motion Estimation Using Computation Suspension,” Signal Processing Systems, 2000, SiPS 2000, 2000 IEEE Workshop, pp. 60-69, Oct. 11-13, 2000.
Liu, Yilong et al., “Complexity Comparison of Fast Block-Matching Motion Estimation Algorithms,” ICASSP, pp. 341-344, 2004.
López,S., et al., “A High Quality/Low Computational Cost Technique for Block Matching Motion Estimation,” Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition, IEEE Computer Society Automation and Test in Europe (DATE'05), Munich, Germany, vol. 3, pp. 2-7 Mar. 7-11, 2005.
O'Connor, N. et al., “Hardware Acceleration Architectures for Mpeg-Based Mobile Video Platforms: A Brief Overview,” Proc. 4th European Workshop on Image Analysis for Multimedia Interactive Services (WIAMIS), London, pp. 456-461, Apr. 2003.
Po, L. M. et al., “A Novel Four-Step Search Algorithm for Fast Block Motion Estimation,”IEEE Trans. Circuits Syst. Video Technol., vol. 6, pp. 313-317, Jun. 1996.
Ramachandran, S. et al., “FPGA Implementation of a Novel, Fast Motion Estimation Algorithm for Real-Time Video Compression,” International Symposium on Field Programmable Gate Arrays Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field Programmable Gate Arrays, Monterey CA, pp. 213-219, 2001.
Roma, Nuno, “Customisable Core-Based Architectures for Real-Time Motion Estimation on FPGAs,” Instituto Superior Técnico/INESC-ID,FPL, pp. 745-754, 2003.
Yang, K-M et al., “A family of VLSI Designs for the Motion Compensation Block Matching Algorithm,”IEEE Trans. on Circuits and Systems, vol. 36, No. 10, ,pp. 1317-1325, Oct. 1989.
Wang, Y. K.et al., “A Globally Adaptive Pixel-Decimation Algorithm for Block-Motion Estimation,”IEEE Trans. Circuits Syst. Video Technol., vol. 10, No. 6, pp. 1006-1011, Sep. 2000.
Zhou, Feng, et al., “Bit Serial Structure for Full-Search Block-Matching Algorithm,” http://citeseer.ist.psu.edu/258882.html, 10 pages Jun. 21, 1995.
Lewis and Roca LLP
Senfi Behrooz
Teradici Corporation
LandOfFree
Data comparison methods and apparatus suitable for image... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data comparison methods and apparatus suitable for image..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data comparison methods and apparatus suitable for image... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2643345