Data communications circuit with multi-stage multiplexing

Details Data communications circuit with multi-stage multiplexing Data communications circuit with multi-stage multiplexing

2003-10-28

2008-12-02

Nguyen, Chau (Department: 2619)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C327S415000

Reexamination Certificate

active

07460565

ABSTRACT:
In a data communication circuit, data is multiplexed onto a communication link through multiple multiplexer stages and demultiplexed from the communication link through multiple demultiplexer stages in order that a clock signal applied to each multiplexing circuit need only be precisely distributed to a limited, high frequency portion of the circuit. Each circuit is clocked by a multiplying delayed locked loop bit clock generator. Where the number of parallel bits in the signal between the two stages is greater than two, the higher frequency stage coupled to the communication link is clocked by an N-phase overlapping clock. In the case of a multiplexer, the intermediate frequency signal is enabled in the higher frequency data multiplexer by concurrence of two clock phases.

REFERENCES:
patent: 4387459 (1983-06-01), Huffman
patent: 4626796 (1986-12-01), Elder
patent: 5260608 (1993-11-01), Marbot
patent: 5278702 (1994-01-01), Wilson et al.
patent: 5361254 (1994-11-01), Storck et al.
patent: 5432481 (1995-07-01), Saito
patent: 5514990 (1996-05-01), Mukaine et al.
patent: 5537069 (1996-07-01), Volk
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5675584 (1997-10-01), Jeong
patent: 5717353 (1998-02-01), Fujimoto
patent: 5724361 (1998-03-01), Fiedler
patent: 5786715 (1998-07-01), Halepete
patent: 5787132 (1998-07-01), Kishigami et al.
patent: 6014177 (2000-01-01), Nozawa
patent: 6028462 (2000-02-01), Kyles
patent: 6037812 (2000-03-01), Gaudet
patent: 6043717 (2000-03-01), Kurd
patent: 6075406 (2000-06-01), Lee et al.
patent: 6087864 (2000-07-01), Aoki
patent: 6097777 (2000-08-01), Tateishi et al.
patent: 6114915 (2000-09-01), Huang et al.
patent: 6208183 (2001-03-01), Li et al.
patent: 6211742 (2001-04-01), Tan et al.
patent: 6240274 (2001-05-01), Izadpanah
patent: 6259755 (2001-07-01), O'Sullivan et al.
patent: 6269088 (2001-07-01), Masui et al.
patent: 6275072 (2001-08-01), Dally et al.
patent: 6285225 (2001-09-01), Chu et al.
patent: 6310895 (2001-10-01), Lundh et al.
patent: 6310913 (2001-10-01), Ishikawa
patent: 7161937 (2007-01-01), Dunning et al.
patent: 2001/0015663 (2001-08-01), Dally et al.
Dally, William J. and Poulton, John W.,Digital Systems Engineering, Cambridge University Press, 1998, pp. 428-447, 537-540 and 547-548.
Kim, Weigant and Gray, “PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design,” ISCAS, 1994, pp. 31-34.
Waizman, A., “A Delay Line Loop for Frequency Synthesis of De-Skewed Clock,” IEEE International Solid-State Circuits Conference, 1994, pp. 298-299.
Dally, William J. and Poulton, John W., “Transmitter Equalization for 4Gb/s Signaling,” IEEE Micro, Jan.-Feb. 1997, pp. 48-56.
“Engineering and Operations in the Bell System,” Second Edition, R.F. Rey, Technical Editor, AT&T Bell Laboratories, Murray Hill, N.J., 1982-1983, pp. 386-393.
Dally, William J. and Poulton, John W., “Digital Systems Engineering,” Cambridge University Press, pp. 459-460, 615-620 and 626-627.

Affiliated with

Also associated with

Rating

Data communications circuit with multi-stage multiplexing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data communications circuit with multi-stage multiplexing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data communications circuit with multi-stage multiplexing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4042868