Boots – shoes – and leggings
Patent
1994-06-27
1995-04-25
Black, Thomas G.
Boots, shoes, and leggings
395725, 364DIG1, 3642397, 3642426, G06F 1314, G06F 1337
Patent
active
054106524
ABSTRACT:
A data processing device for use with another data processing circuit sending data and requests for service thereto. The data processing device includes a processor circuit, a communication port connected to said processor circuit, having a data buffer including a plurality of registers comprising a first-in-first-out (FIFO) circuit and a plurality of external terminals, the communication port operative to communicate with the external terminals. Further included is a FIFO control unit, connected to the registers of the FIFO circuit, operative to provide FIFO control signals for data transfers between the communication port and the FIFO circuit. A port arbitration unit, connected to the FIFO control unit, has a port arbitration register and is operative to exchange port control signals for arbitrating port control between requests from the processor circuit and the external terminals. Other devices, systems and methods are also disclosed.
REFERENCES:
patent: 4433391 (1984-02-01), Potash
patent: 4527233 (1985-07-01), Ambrosius, III et al.
patent: 4604682 (1986-08-01), Schwan et al.
patent: 4730268 (1988-03-01), Marin
patent: 4933840 (1990-06-01), Sera et al.
patent: 4954983 (1990-09-01), Klingman
patent: 4959782 (1990-09-01), Tulpule et al.
patent: 4989135 (1991-01-01), Miki
patent: 4998198 (1991-03-01), Chan
patent: 5072420 (1991-12-01), Conley et al.
patent: 5151999 (1992-09-01), Marzuco et al.
patent: 5163132 (1992-10-01), Dulal et al.
patent: 5179662 (1993-01-01), Corrigan et al.
patent: 5261064 (1993-11-01), Wyland
Dally and Song, Design of a Self-Timed VLSI Multicomputer Communication Controller; pp. 230-234; Rye Brook, N.Y. Oct. 5, 1987.
Charles H. Ng; FIFO Buffering Transceiver: A Communication Chip Set for Multiporcessor Systems; pp. 1-60; Oct. 5, 1987; California Institute of Technology.
Hillman, "Intelligent Buffer Reconciles Fast Processor & Slow Peripherals," Electronics, Sep. 11, 1980 pp. 131-135.
Andrews, "ASIC Memories: Bigger, Faster & Customized", Computer Design, Oct. 1, 1988, pp. 44-62.
"Rich with Logic, Memory ICs Hone Their Specialties", Electronic Design, Jun. 11, 1987 pp. 77-86.
Leach Jerald G.
Simar Laurence R.
Black Thomas G.
Donaldson Richard L.
Kesterson James C.
Loomis John C.
Stahl Scott B.
LandOfFree
Data communication control by arbitrating for a data transfer co does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data communication control by arbitrating for a data transfer co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data communication control by arbitrating for a data transfer co will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1574015