Data collection terminal high speed communication link interrupt

Details Data collection terminal high speed communication link interrupt Data collection terminal high speed communication link interrupt

1983-10-03

1987-02-24

Thomas, James D.

Boots, shoes, and leggings

G06F 1314, G06F 1500

Patent

active

046462600

ABSTRACT:
A data collection terminal includes a microprocessor, a memory and a number of devices coupled to a system bus. Included among the devices is a communication controller. An interrupt controller processes the device interrupt requests by sending out a vector address to the microprocessor. This enables the microprocessor to branch to a subroutine to process the interrupt. Apparatus is provided to enable the communication controller to generate vector addresses when it sends an interrupt request to the interrupt controller.

REFERENCES:
patent: 4240140 (1980-12-01), Stafford et al.
patent: 4255786 (1981-03-01), Holtey et al.
patent: 4275458 (1981-06-01), Khera
patent: 4349873 (1982-09-01), Gunter et al.
patent: 4479179 (1984-10-01), Dinwiddie, Jr.
patent: 4519028 (1985-05-01), Olsen et al.
patent: 4547849 (1985-10-01), Louie et al.
MCS-80/85 Family User's Manual, Intel, Oct. 1979, pp. 6-132 to 6-137.

Affiliated with

Also associated with

Rating

Data collection terminal high speed communication link interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data collection terminal high speed communication link interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data collection terminal high speed communication link interrupt will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-113781