Data clocking circuitry for a scanning apparatus

Details Data clocking circuitry for a scanning apparatus Data clocking circuitry for a scanning apparatus

1982-10-13

1985-09-10

Krass, Errol A.

Boots, shoes, and leggings

364519, 350 65, 350 68, 358208, 346108, H04N 122, G06K 1512

Patent

active

045410615

ABSTRACT:
Clocking circuitry for providing clocking signals in accordance with a preprogrammed sequence of rates. An addressable memory is included having data defining such rates with a voltage controlled oscillator (VCO) controlled via data from the addressable memory. An address producing means is controlled by the clocking signals of the VCO to provide an address signal for the memory in response to each clocking signal. The clocking circuitry is used with a moving mirror for a laser printer apparatus, the mirror having a known repetitive movement which is used in establishing the preprogrammed sequence of rates.

REFERENCES:
patent: 4142210 (1979-02-01), Otohe et al.
patent: 4307346 (1981-12-01), Kurosawa et al.
patent: 4344677 (1982-08-01), Stuermer et al.
patent: 4355860 (1982-10-01), Lavallee et al.
patent: 4358789 (1982-11-01), Confer
patent: 4386271 (1983-05-01), Chiang et al.
patent: 4410234 (1983-10-01), Mikami et al.

Affiliated with

Also associated with

Rating

Data clocking circuitry for a scanning apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data clocking circuitry for a scanning apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data clocking circuitry for a scanning apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1432276