Boots – shoes – and leggings
Patent
1988-05-10
1992-10-20
Levy, Stuart S.
Boots, shoes, and leggings
364DIG1, G06F 100
Patent
active
051577720
ABSTRACT:
To speed up data transfer, one embodiment of the invention features a transmission gate arrangement which pre-charges and transfers data in internal and external buses with the same timing and which further initializes the internal bus and a device such as an ALU, every bus cycle. A second embodiment speeds the data transfer in the buses by providing two data transfer paths through the interconnected buses and reducing the combined resistances of the internal and external buses.
REFERENCES:
patent: 3765002 (1973-10-01), Basse
patent: 3938094 (1976-02-01), Caudel
patent: 4222103 (1980-09-01), Chamberlin
patent: 4314353 (1982-02-01), Gunter et al.
patent: 4503494 (1985-03-01), Hamilton et al.
patent: 4545038 (1985-10-01), Bellay et al.
patent: 4556961 (1985-12-01), Iwahashi et al.
patent: 4651036 (1987-03-01), Tallaron
patent: 4686396 (1987-08-01), Law et al.
patent: 4757215 (1988-07-01), Szo
patent: 4777623 (1988-10-01), Shimazu et al.
patent: 4945267 (1990-07-01), Galbraith
IBM Technical Disclosure Bulletin, vol. 18, No. 4, Sep. 1975, pp. 1026-1027, F. R. Rossi: "End of Bit Line Sensing System".
E.D.N. Electrical Design New, vol. 31, No. 21, Oct. 1986, pp. 162-172, 174, 176, J. Titus: "Special Report: DSP ICs", p. 165, right-hand col., FIG. 2.
Kananen Ronald P.
Levy Stuart S.
Rudolph Rebecca L.
Sony Corporation
LandOfFree
Data bus arrangement with improved speed and timing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data bus arrangement with improved speed and timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus arrangement with improved speed and timing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-199974