Data buffer apparatus between subsystems which operate at differ

Details Data buffer apparatus between subsystems which operate at differ Data buffer apparatus between subsystems which operate at differ

1981-10-22

1984-07-31

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 300

Patent

active

044634439

ABSTRACT:
A data buffer apparatus to interface subsystem which operate at differing or varying data timing rates utilizing a random access memory unit for data storage. Input data is clocked into an input register synchronously with an input clock. A write/read sequence generator writes the input data from the input register into the random access memory unit. The write/read sequence generator read data out of the random access memory unit into an output holding register. The data from the output holding register is clocked at an output clock rate into the output data register from which the data is transferred out of the data buffer apparatus.

REFERENCES:
patent: 2907004 (1959-09-01), Chien et al.
patent: 3588840 (1971-06-01), Nomura et al.
patent: 3761880 (1973-09-01), Kritz et al.
patent: 3836891 (1974-09-01), McDaniel
patent: 4056851 (1977-11-01), Hovagimyan et al.
patent: 4110564 (1978-08-01), Andresen
patent: 4171538 (1979-10-01), Sheller

Affiliated with

Also associated with

Rating

Data buffer apparatus between subsystems which operate at differ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data buffer apparatus between subsystems which operate at differ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data buffer apparatus between subsystems which operate at differ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-189126