Data and control plane architecture including server-side...

Details Data and control plane architecture including server-side... Data and control plane architecture including server-side...

2007-06-21

2011-11-15

Vu, Huy (Department: 2461)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C709S225000

Reexamination Certificate

active

08059532

ABSTRACT:
A data and control plane architecture for network devices. An example system architecture includes a network processing unit implementing one or more data plane operations, and a network device operably coupled to the network processing unit that implements a control plane. In a particular implementation, the network processing unit is configured to process network traffic according to a data plane configuration, and sample selected packets to the network device. The network device processes the sampled packets and adjusts the data plane configuration responsive to the sampled packets. In particular implementations, the control plane and data plane implement a server-side triggered policy caching mechanism that allows for previous classification policy decisions made for previous data flows to be applied to subsequent new flows.

REFERENCES:
patent: 6182146 (2001-01-01), Graham-Cumming, Jr.
patent: 6493800 (2002-12-01), Blumrich
patent: 6621792 (2003-09-01), Petty
patent: 6639910 (2003-10-01), Provencher et al.
patent: 7028098 (2006-04-01), Mate et al.
patent: 7447872 (2008-11-01), Schroter et al.
patent: 7643496 (2010-01-01), Jamieson
patent: 2001/0055276 (2001-12-01), Rogers et al.
patent: 2002/0141425 (2002-10-01), Merani
patent: 2002/0143939 (2002-10-01), Riddle et al.
patent: 2004/0131079 (2004-07-01), Hegde et al.
patent: 2004/0218561 (2004-11-01), Obuchi et al.
patent: 2005/0058119 (2005-03-01), Inouchi et al.
patent: 2006/0056406 (2006-03-01), Bouchard et al.
patent: 2006/0059286 (2006-03-01), Bertone et al.
patent: 2006/0059316 (2006-03-01), Asher et al.
patent: 2006/0095741 (2006-05-01), Asher et al.
patent: 2006/0230167 (2006-10-01), Watanabe et al.
patent: 2007/0115850 (2007-05-01), Tsuchiya et al.
patent: 2007/0121499 (2007-05-01), Pal
patent: 2008/0239956 (2008-10-01), Okholm et al.
patent: 2008/0316922 (2008-12-01), Riddle et al.
patent: 2009/0003204 (2009-01-01), Okholm et al.
patent: 2009/0083517 (2009-03-01), Riddle
patent: 2009/0161547 (2009-06-01), Riddle
patent: 10-2001-0085057 (2001-09-01), None
patent: WO 00/60590 (2000-10-01), None
PCT/US2008/058390, International Search Report, Oct. 30, 2008.
Lee et al., “NpBench: A Benchmark Suite for Control Plane and Data Plane Applications for Network Processors,” Proceedings of the 21st International Conference on Computer Design, IEEE 2003, 8 pages. 2003.
Bros et al., “FFPF: Fairly Fast Packet Filters,” Vrije Universiteit, Amsterdam, The Netherlands, downloaded Jun. 1, 2007, 16 pages downloaded.
White Paper, Network Processor Designs for Next-Generation Networking Equipment, EZchip Technologies, Dec. 27, 1999, 4 pages.
Lecture 14, G22.2243-001, “High Performance Computer Architecture,” Stream Processing Architectures, Dec. 7, 2004, 5 pages.
Herlihy et al., “Obstruction-Free Synchronization: Double-Ended Queues as an Example,” Brown University, downloaded Jun. 1, 2007, 8 pages.
Barth, “Using Atomic Data Structures for Parallel Simulation,” CSAIL, Massachusetts Institute of Technology, Apr. 27, 1992, 12 pages.
RTC Magazine, “Communications Processors vs. Network Processors: Programmable Data Plane Approaches,” RTC Group, 7 pages, May 31, 2007.
Kumar, “Holistic Design for Multi-Core Architectures,” thesis, University of California, San Diego, 2006, 214 pages.
de Brujin et al., “Using Beltway Butlers for Efficient and Structure I/O,” Vrije Universteit Amsterdam, Technical Report IR-CS-028, Sep. 2006, 15 pages.
Cavium OCTEON, “Multi-Core Network Service Processor,” Cavium Networks, downloaded May 31, 2007, 39 pages.
Nguyen et al., “Path Diversity and Bandwidth Allocation for Multimedia Streaming,” University of California, Berkeley, downloaded May 31, 2007, 4 pages.
Introduction to Internet Quality of Service (QoS), downloaded May 31, 2007, 32 pages.
Discolo et al., “Lock Free Data Structures Using STM in Haskell,” downloaded Jun. 5, 2007, 17 pages.
Michael et al., “Simple, Fast, and Practical Non-Blocking and Blocking Concurrent Queue Algorithms,” downloaded Jun. 1, 2007, 9 pages.
Feldman, “Getting Serious About Transactional Memory,” HPC Wire, Jan. 12, 2007, 3 pages.
International Search Report for PCT/US2008/058390 Oct. 30, 2008.
Office Action for U.S. Appl. No. 11/694,703 dated Mar. 23, 2010.

Affiliated with

Also associated with

Rating

Data and control plane architecture including server-side... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data and control plane architecture including server-side..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data and control plane architecture including server-side... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4283454