Registers – Systems controlled by data bearing records – Time analysis
Patent
1976-06-24
1978-01-24
Atkinson, Charles E.
Registers
Systems controlled by data bearing records
Time analysis
179 1SM, 364900, G11C 2900, G06F 1110
Patent
active
040699706
ABSTRACT:
A memory array, having a plurality of intersecting rows and columns, stores digitized speech. Each row and column intersection consists of a binary storage cell for storing one bit of digitized speech. Incoming digitized speech is loaded into columns of the memory array in a plurality of repetitive loading sequences, each loading sequence including: reading out the bits stored in successive rows of binary storage cells, replacing in each successive row of bits, a predetermined one of the bits in the read out row with a successive one of the bits of the digitized speech and writing each read out row of bits including the replaced bit back into the row. Multibit binary grunts (digitized speech segments) stored in the array are read out therefrom by applying the bits of the grunts to time slots in frames on a time-division highway, each frame being of n bits duration and including one bit from each of n grunts stored in the array. A selected grunt is extracted from the highway by commencing a count of the bits on the highway with a first bit of the selected grunt and by extracting the first bit and every n.sup.th bit thereafter. Memory malfunction is indicated when the number of rows in the array containing parity errors exceeds a predetermined threshold number.
REFERENCES:
patent: 2904781 (1959-09-01), Katz
patent: 3398241 (1968-08-01), Lee
patent: 3641496 (1972-02-01), Slavin
patent: 3652998 (1972-03-01), Forney, Jr.
patent: 3789204 (1974-01-01), Barlow
patent: 3898443 (1975-08-01), Smith
Buzzard Clair Alan
Gifford Richard Cyril
Lescinsky Frank William
Zachok Robert Michael
Atkinson Charles E.
Bell Telephone Laboratories Incorporated
Lipton Roy C.
LandOfFree
Data access circuit for a memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data access circuit for a memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data access circuit for a memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-484364