Daisy chained memory system

Details Daisy chained memory system Daisy chained memory system

2008-03-18

2008-03-18

Mai, Son L. (Department: 2827)

Static information storage and retrieval

Interconnection arrangements

C365S051000

Reexamination Certificate

active

07345900

ABSTRACT:
A memory system having a memory controller and a memory. The memory controller is coupled to a processor and to the memory. The memory comprises one or more daisy chains of memory chips. An address/command word is chained through a daisy chain of memory chips and is handled by one of the memory chips in the daisy chain of memory chips. Data to be written to a memory chip is sent as part of the address/command word, or is transferred on an outgoing data bus chain. Data read from a memory chip is transferred on an incoming data bus chain. A daisy chain of memory chips can include memory chips on multiple carriers, or the daisy chain of memory chips can all be attached to a single carrier.

REFERENCES:
patent: 5157635 (1992-10-01), Ellis et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6519173 (2003-02-01), Funaba et al.
patent: 6774734 (2004-08-01), Christensen et al.
patent: 7113418 (2006-09-01), Oberlin et al.
patent: 7131042 (2006-10-01), Choi
patent: 7149864 (2006-12-01), Braun et al.
patent: 7200787 (2007-04-01), Vogt et al.
patent: 7206896 (2007-04-01), Perego et al.
patent: 7242635 (2007-07-01), Okuda
patent: 2006/0218318 (2006-09-01), James
patent: 2007/0160053 (2007-07-01), Coteus et al.

Affiliated with

Also associated with

Rating

Daisy chained memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Daisy chained memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Daisy chained memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804511