DAC current source bias equalization topology

Details DAC current source bias equalization topology DAC current source bias equalization topology

1990-05-08

1991-03-19

Shoop, Jr., William M.

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

341154, 341133, H03M 180, H03M 178

Patent

active

050014846

ABSTRACT:
A DAC includes a simple width-scaled weighted array (104) of N number of current sources and a weighted cascode current divider (108) comprised of m number of current sources. The simple width-scaled weighted array conducts N first scaled currents (I.sub.0 -I.sub.3), the array including N first transistors (116a-116d) connected to different ones of N second transistors (112a-112d), one of the N second transistors (112d) having a gate width w. The weighted cascode current divider includes M current sources, the current divider including M third transistors (120a-120d) that conduct M second scaled currents (I.sub.4 -I.sub.7) which are summed at a node (134). The node is connected to a master current transistor (138) that conducts a current I.sub.S and has a gate width w. In one embodiment, the bias of the N first transistors is tied to the node, whereby relative magnitudes of the N first scaled currents remain in correct proportion to relative magnitudes of the M second scaled currents in spite of changes in the magnitude of current I.sub.S. In another embodiment, the first and second inputs to an operational amplifier are connected to the node and the drain of the transistor of the second N transistors having a gate width w, respectively. The output to the operational amplifier is connected to the bias of the N first transistors. The DAC could have twelve bits with, for example, N=6 and M=6.

REFERENCES:
patent: 3077303 (1963-02-01), Palevsky et al.
patent: 3223994 (1965-12-01), Cates
patent: 3585633 (1971-06-01), Young
patent: 3815121 (1974-06-01), Wilensky
patent: 3978473 (1976-08-01), Pastoriza
patent: 4020486 (1977-04-01), Pastoriza
patent: 4141004 (1979-02-01), Craven
patent: 4336528 (1982-06-01), Kane
patent: 4603319 (1986-07-01), Hinn

Affiliated with

Also associated with

Rating

DAC current source bias equalization topology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DAC current source bias equalization topology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DAC current source bias equalization topology will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2013282