Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2010-01-19
2011-10-04
Young, Brian (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S144000
Reexamination Certificate
active
08031098
ABSTRACT:
In one embodiment, digital-to-analog converter (DAC) circuit includes dual DAC units employing pseudo-return-to-zero DAC operations to reduce inter-symbol interference. Moreover, each DAC unit is implemented using complementary MOS transistors to improve conversion performance. In another embodiment, a DAC calibration scheme performs background calibration of an array of DAC circuits in continuous time using a reference DAC circuit and a spare DAC circuit. Calibration (also referred to as “trimming”) of the DAC circuit using the calibration scheme of the present invention ensures that the DAC operates with high linearity over process variations. In one embodiment, the DAC circuit and the DAC calibration scheme are applied as the feedback DAC in a continuous-time sigma-delta (CT-ΣΔ) analog-to-digital converter to realize high performance and high precision analog-to-digital conversions.
REFERENCES:
patent: 5182559 (1993-01-01), Tokuyama
patent: 5355134 (1994-10-01), Kasuga et al.
patent: 5594443 (1997-01-01), Lam
patent: 6507304 (2003-01-01), Lorenz
patent: 6642867 (2003-11-01), Chowdhury et al.
patent: 6842132 (2005-01-01), Schafferer
patent: 2003/0043062 (2003-03-01), Dedic et al.
Analog Devices Data Sheet for “AD9734/AD9735/AD9736.” 10-/12-/14-Bit, 1200 MSPS DACS, © 2006 Analog Devices, Inc., 72 pages.
Analog Devices Data Sheet for “AD9776A/AD9778A/AD9779A,” Dual, 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters, © 2007-2008 Analog Devices, Inc., 56 pages.
Ebner Christian
Li Jipeng
Schafferer Bernd
Cook Carmen C.
National Semiconductor Corporation
Patent Law Group LLP
Young Brian
LandOfFree
DAC circuit with pseudo-return-to-zero scheme and DAC... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DAC circuit with pseudo-return-to-zero scheme and DAC..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DAC circuit with pseudo-return-to-zero scheme and DAC... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4291929