D flip-flop

Details D flip-flop D flip-flop

2008-07-29

2008-07-29

Richards, N. Drew (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S203000, C327S208000, C327S210000, C327S211000, C327S212000, C327S218000, C326S095000, C326S098000

Reexamination Certificate

active

07405606

ABSTRACT:
A D flip-flop with a reduced power product or reduced clock line capacitance is disclosed. The flip-flop includes a half-static slave stage or a master stage with clock gating by the input and output. The half-static slave stage an output inverter and a feedback element consisting of a single switching transistor having a gate connected to the output of the flip-flop and the input of the inverter as its load. The clock gating circuit, which may comprise an XNOR gate, reduces the frequency of switching events by permitting clock pulses to pass into the master or slave stage only when the input and output of the flip-flop are at the same logical state.

REFERENCES:
patent: 6198324 (2001-03-01), Schober
patent: 6646487 (2003-11-01), Nedovic et al.
patent: 6646492 (2003-11-01), Park et al.
patent: 6703881 (2004-03-01), Lu
patent: 6753714 (2004-06-01), Gupta
patent: 7167033 (2007-01-01), Arima et al.
patent: 7248090 (2007-07-01), Ramprasad
patent: 7256633 (2007-08-01), Rafiq
patent: 7265599 (2007-09-01), Pasqualini
patent: 04026222 (1992-01-01), None

Affiliated with

Also associated with

Rating

D flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with D flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and D flip-flop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804499