Computer graphics processing and selective visual display system – Display driving control circuitry – Waveform generator coupled to display elements
Reexamination Certificate
1999-09-22
2003-04-15
Saras, Steven (Department: 2675)
Computer graphics processing and selective visual display system
Display driving control circuitry
Waveform generator coupled to display elements
C345S211000, C345S098000
Reexamination Certificate
active
06549196
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a D/A conversion technique for converting digital signals to analog signals, and a target of the present invention is, for example, a D/A conversion circuit or the like for use in a circuit that drives signal lines in a pixel array substrate such as a liquid crystal display panel.
2. Related Background Art
A liquid crystal display device has a pixel array substrate in which a plurality of signal lines and scanning lines are arranged, and a drive circuit substrate in which a drive circuit for driving the signal lines and the scanning lines is formed. To reduce a mounting area, there are a case where a part of the drive circuit is formed in the pixel array substrate, and a case where the drive circuit is formed in a chip. Since the chip usually operates in a digital manner, pixel data is also treated in a digital signal state in the chip.
On the other hand, an analog pixel voltage is supplied to each signal line in the pixel array substrate so that gradation display can be accomplished. Therefore, the drive circuit is usually provided with a D/A conversion circuit for converting digital pixel data to the analog pixel voltage.
FIG. 1
is a circuit diagram of a conventional D/A conversion circuit provided in a signal line drive circuit of the liquid crystal display device. The D/A conversion circuit of
FIG. 1
is equipped with an analog reference power supply
1
, an output buffer
2
and a multiplexer
3
, and an analog output VOUT outputted from the output buffer
2
is supplied to the corresponding signal line.
Each signal line is provided with the output buffer
2
and the multiplexer
3
, respectively, and the analog reference power supply
1
is often shared. Usually, the plurality (e.g., 300 sets) of output buffers
2
and multiplexers
3
are collectively formed in an LSI chip.
The analog reference power supply
1
divides a power supply voltage VDD into resistance voltages so as to output a plurality of different voltages. The multiplexer
3
selects any one of the voltages outputted from the analog reference power supply
1
in accordance with a logic of digital pixel data D
1
to D
3
inputted from the outside. The output buffer
2
buffers the voltage outputted from the multiplexer
3
, i.e., outputs a voltage that an impedance is converted. The output of the output buffer
2
is supplied to a pixel array substrate (not shown) outside the LSI chip.
FIG. 1
shows an example in which the number of bits of the digital pixel data D
1
to D
3
is three, and the multiplexer
3
selects one from eight types of voltages outputted from the analog reference power supply
1
.
The multiplexer
3
has NAND gates G
1
to G
8
, inverters IV
1
to IV
3
, and switches SW
11
to SW
18
. The inverters IV
1
to IV
3
are provided for each bit of the digital pixel data D
1
to D
3
, and the switches SW
11
to SW
18
are provided for the NAND gates G
1
to G
8
, respectively.
FIG. 2
is a diagram explaining voltage selection of the multiplexer
3
. As shown in the drawing, the multiplexer
3
selects different voltages in accordance with a bit string of the digital pixel data D
1
to D
3
. For example, when the bit string of the digital pixel data D
1
to D
3
is (0, 0, 0), an output of the NAND gate G
8
of
FIG. 1
is placed in a low level; as a result, the switch SW
8
is turned on, and voltage V
8
is supplied to the output buffer
2
.
The D/A conversion circuit of
FIG. 1
has a defect that the voltage outputted from the analog reference power supply
1
fluctuates. The defect will be described hereinafter in detail.
Here, a case where the voltages V
1
and V
8
are alternately selected from the voltages outputted from the analog reference power supply
1
of
FIG. 1
will be described.
An equivalent input parasitic capacitor C
1
is attached to an input terminal of the output buffer
2
, and the input parasitic capacitor C
1
is charged with an electric charge corresponding to the voltage selected by the multiplexer
3
. For example, when the bit string of the digital pixel data D
1
to D
3
inputted to the multiplexer
3
is (1, 1, 1), the voltage V
1
which is a maximum voltage is supplied to the output buffer
2
, and the parasitic capacitor C
1
is charged by the voltage V
1
.
FIG. 1
shows an electric charging route with a solid-line arrow.
Subsequently, when the bit string of the digital pixel data D
1
to D
3
changes to (0, 0, 0), the voltage V
8
which is a minimum voltage is supplied to the output buffer
2
. Immediately before the bit string changes to (0, 0, 0), the parasitic capacitor C
1
is charged with the voltage V
1
. Therefore, the electric charge added to the parasitic capacitor C
1
is discharged through a route of a dotted line of FIG.
1
.
Such movement of the electric charge can be treated as a direct current, and the direct current can be represented by equation (1).
I=Cx
(
V
8
−
V
1
)/
T
(1)
In the equation (1), T denotes a period in which the voltage is switched over. The shorter the period is, the more direct current flows in the analog reference power supply. For example, when a frequency as an inverse number of T is set to F, the following equation (2) is established:
I=Cx
(
V
8
−
V
1
)×
F
(2)
In this manner, when the voltage selected by the multiplexer
3
changes to a high voltage from a low voltage, the input parasitic capacitor C
1
of the output buffer
2
is charged. Conversely, when the voltage selected by the multiplexer
3
changes to a low voltage from a high voltage, the input parasitic capacitor of the output buffer
2
is discharged.
The electric current for charging/discharging the input parasitic capacitor C
1
flows the analog reference power supply
1
. That is, when the voltage selected by the multiplexer
3
changes to a high voltage from a low voltage, the charging current flows to the input parasitic capacitor C
1
from the analog reference power supply
1
, and the output voltage of the analog reference power supply
1
is lowered. Conversely, when the voltage selected by the multiplexer
3
changes to a low voltage from a high voltage, the current discharged from the input parasitic capacitor C
1
flows into the analog reference power supply
1
, and the output voltage of the analog reference power supply
1
is raised.
When the output voltage of the analog reference power supply
1
fluctuates, the analog output VOUT outputted from the D/A conversion circuit of
FIG. 1
also fluctuates, and precision of D/A conversion is worsened. Therefore, when such D/A conversion circuit is used in the signal line drive circuit of the liquid crystal display device, no desired analog pixel voltage is supplied to the signal line, and display quality is worsened. Specifically, an influence of a specific display pattern is exerted, and cross talk occurs. Moreover, even when the analog reference power supply
1
of
FIG. 1
is provided inside the LSI chip, the similar problem arises.
The D/A conversion circuit of so-called resistance dividing type has been described above in which a plurality of different voltages are outputted from a plurality of resistances connected in series. In a D/A conversion circuit of so-called capacity dividing type in which a plurality of different voltages are outputted from a plurality of capacitors connected in series or parallel, a plurality of capacitors have to be charged/discharged directly from the analog reference power supply. Therefore, as compared with the resistance dividing type, the electric current flowing through the analog reference power supply is increased, and the output voltage of the analog reference power supply fluctuates more largely. Furthermore, the cross talk by the influence of the specific display pattern also becomes larger as compared with that of the resistance dividing type.
SUMMARY OF THE INVENTION
The present invention has been developed in consideration of the above-described respects, and an object thereof is to provide a D/A conversion circ
Itakura Tetsuro
Shima Takeshi
Taguchi Takashi
Anyaso Uchendu O.
Kabushiki Kaisha Toshiba
Saras Steven
LandOfFree
D/A conversion circuit and liquid crystal display device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with D/A conversion circuit and liquid crystal display device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and D/A conversion circuit and liquid crystal display device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3053580