Cyclic redundancy coder

Details Cyclic redundancy coder Cyclic redundancy coder

1996-06-24

1998-07-14

Baker, Stephen M.

Excavating

H03M 1300

Patent

active

057815666

ABSTRACT:
A cyclic redundancy coder (10) is arranged to reduce to a minimum the number of processing steps required in a processor, such as a DSP, to achieve a cyclic redundancy coding function. The cyclic redundancy coder (10) comprises a shift register (12) having a plurality of storage elements each for storing a bit of a cyclic redundancy code word. A tap register (16) stores a tap position indicator indicative of tap positions in the cyclic redundancy code word that are subject to a logical operation. An input (18) provides input data to the cyclic redundancy coder. A logic feedback network (20-28) receives the data from the input and provides the logical operation. The logic feedback network also provides a plurality of data bits generated in response to the input data and each bit contained in each storage element identified by the tap position indicator. The cyclic redundancy code word is produced by applying at least one of the plurality of data bits to one storage element that is adjacent a tap position.

REFERENCES:
patent: 3678469 (1972-07-01), Freeman et al.
patent: 5321704 (1994-06-01), Erickson

Affiliated with

Also associated with

Rating

Cyclic redundancy coder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cyclic redundancy coder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclic redundancy coder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1890672