Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2008-03-18
2008-03-18
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S172000, C341S155000
Reexamination Certificate
active
07345615
ABSTRACT:
An A/D conversion array for an image sensor, in which the number of amplifiers and capacitors are decreased, compared with the conventional cyclic type, and a function to cancel the noise generated in the pixel section of the image sensor is provided, so that the area and power consumption are decreased. After input signal Vin is supplied to C1and held, a reset level is applied to Vin, whereby the signal is amplified by the ratio of C1and C2(C1/C2). An output is held in C1, and the output is A/D-converted by a comparator so that a control signal is generated by the conversion output and a switch is turned ON. The digital signal is converted into an analog signal, and the analog signal is subtracted from the signal held in C1. This signal is amplified and is subjected to A/D conversion again, and the same operation is repeated.
REFERENCES:
patent: 5212486 (1993-05-01), Nagaraj
patent: 5644313 (1997-07-01), Rakers et al.
patent: 5894284 (1999-04-01), Garrity et al.
patent: 6097326 (2000-08-01), Opris et al.
patent: 6259393 (2001-07-01), Ogawa et al.
patent: 6535157 (2003-03-01), Garrity et al.
patent: 6909393 (2005-06-01), Atriss et al.
patent: 7102560 (2006-09-01), Casper et al.
patent: 2003/0001075 (2003-01-01), Mukherjee et al.
patent: 2-279021 (1990-11-01), None
patent: 11-27148 (1999-01-01), None
patent: 2002-261613 (2002-09-01), None
Supplementary European Search Report dated Sep. 18, 2006, issued in corresponding European Patent Application No. 04 79 3319.
Nagaraj Krishnaswami; “Efficient Circuit Configurations for Algorithmic Analog to Digital Converters”, IEEE Transactions on Circuits and Sytems, vol. 40, No. 12, Dec. 1993, pp. 777-785.
International Search Report of PCT/JP2004/016286, dated Nov. 22, 2004.
Steven Decker et al.: “A 256 CMOS Imaging Array with Wide Dynamic Range Pixcels and Column-Parallel Digital Output” IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 33, No. 12, Dec. 1998.
Garrity D et al.: “A 10 bit, 2Ms/s, 15 mW BiCMOS cyclic RSD A/D converter” Bipolar/BICMOS Circuits and Technology Meeting, 1996., Proceeding of the 1996 Minneapolis, MN, USA Sep. 29-Oct. 1 1, New York, NY, USA, IEEE, Sep. 29, 1996, pp. 192-195.996.
Supplementary European Search Report dated Sep. 25, 2006, issued in corresponding European Patent Application No. 04 79 3319.7.
Jean-Pierre Peguy
National University Corporation Shizuoka University
Westerman, Hattori, Daniels & Adrian , LLP.
LandOfFree
Cyclic multi-bit A/D conversion array and image sensor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cyclic multi-bit A/D conversion array and image sensor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclic multi-bit A/D conversion array and image sensor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2804533