Cycle simulation method, cycle simulator, and computer product

Details Cycle simulation method, cycle simulator, and computer product Cycle simulation method, cycle simulator, and computer product

2006-05-24

2010-06-01

Rodriguez, Paul L (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

Reexamination Certificate

active

07729896

ABSTRACT:
It is determined whether an i-th instruction is for a memory access. If the i-th instruction is the memory access, it is determined whether an address to access according to the i-th instruction coincides with an address that has been accessed by a first execution block. If the addresses coincide with each other, it is determined whether a cycle of a second execution block currently executing precedes that of the first execution block. If the cycle of the second execution block precedes that of the first executing block, a memory model is accessed. A necessary number of cycles for execution of a j-th instruction is added to the current number of cycles, and the address, a cycle, data, and a data size at the time of the current access (before re-writing) are written in a delay table.

REFERENCES:
patent: 4345309 (1982-08-01), Arulpragasam et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 6718294 (2004-04-01), Bortfeld
patent: 7143401 (2006-11-01), Babaian et al.
patent: 7496490 (2009-02-01), Tatsuoka et al.
patent: 2006/0129765 (2006-06-01), Rose et al.
patent: 2006/0195825 (2006-08-01), Vanspauwen et al.
patent: 2007/0078640 (2007-04-01), Gabor et al.
patent: 4-352262 (1992-12-01), None
patent: 5-35534 (1993-02-01), None
patent: 2001-256267 (2001-09-01), None
Frank et al, “The KSR1: Bridging the Gap Between Shared Memory and MPP's”, Proceedings Compcon, CS press, pp. 285-294, 1993.
Matsuo et al, “Shaman: A Distributed Simulator for Shared Memory Multiprocessors”, Proceedings of the 10th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, pp. 347-355, 2002.
Reinhardt et al, “The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers”, ACM Sigmetrics-May 1993.
Barriga et al, “A Model for Parallel Simulation of Distributed Shared Memory”, Proceedings of MASCOTS '96, San Jose, CA, Feb. 1-Feb. 4, 1996.

Affiliated with

Also associated with

Rating

Cycle simulation method, cycle simulator, and computer product does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cycle simulation method, cycle simulator, and computer product, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cycle simulation method, cycle simulator, and computer product will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4250658