Cycle control for a microprocessor with multi-speed control stor

Details Cycle control for a microprocessor with multi-speed control stor Cycle control for a microprocessor with multi-speed control stor

1981-02-12

1982-12-28

Sloyan, T. J.

Boots, shoes, and leggings

G06F 104

Patent

active

043665403

ABSTRACT:
A system for controlling the cycle time of a central processing unit having associated control store memory units for the storage of information is provided. The system includes a plurality of control store memory locations disposed within the control store memory units for the storage of information. A plurality of control store memory locations are operable at varying speeds and are accessible by the central processing unit. Circuitry is provided for addressing one of the plurality of control store memory locations responsive to address information contained within the information stored within the plurality of control store memory locations. The addressed information selects the next successive control store memory location to be addressed by a central processing unit. The system further includes logic circuitry for dynamically controlling the cycle time of the central processing unit in response to the addressed information and the speed of the location of the next successive one of the plurality of control store memory locations to be accessed by the central processing unit where the cycle time of the central processing unit automatically adjusts to the speed of the next successive addressed control store memory location.

REFERENCES:
patent: 3230353 (1966-01-01), Greene et al.
patent: 3508207 (1970-04-01), Shigaki
patent: 3748651 (1973-07-01), Mesnik
patent: 3760379 (1973-09-01), Nibby et al.
patent: 3858184 (1974-12-01), DeVries
patent: 3939459 (1976-02-01), Hoopes
patent: 3964027 (1976-06-01), Dalmasso
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4058851 (1977-11-01), Scheuneman
patent: 4084154 (1978-04-01), Panigrahi
patent: 4153941 (1979-05-01), Caddell
Gellender, Learn Microprocessor Fundamentals, Electronic Design 21, Oct. 11, 1977, pp. 74-79.
Powers, Dual Speed Microprocessor, Xerox Disclosure Journal, Nov./Dec., 1977, vol. 2, No. 6, p. 95.
Pitkowsky et al., Data Processing System Clock Control, IBM Technical Disclosure Bulletin, vol. 7, No. 9, 2/1965, pp. 754-755.
Brooks, Extendable Control Store, IBM Technical Disclosure Bulletin, vol. 19, No. 3, 8/76, pp. 1062-1063.
Frankenberg, Designer's Guide To: Semiconductor Memories--Part 7, Electrical Design News, vol. 20, 11/1975, pp.59-70.

Affiliated with

Also associated with

Rating

Cycle control for a microprocessor with multi-speed control stor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cycle control for a microprocessor with multi-speed control stor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cycle control for a microprocessor with multi-speed control stor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1340633