Customizable circuitry

Details Customizable circuitry Customizable circuitry

1992-11-23

1995-08-01

Picard, Leo P.

Electricity: conductors and insulators

Conduits, cables or conductors

Preformed panel circuit arrangement

174255, 361777, 361794, 361795, 361805, 439 48, H05K 102

Patent

active

054381665

ABSTRACT:
A customizable circuit using a programmable interconnect and compatible TAB chip bonding design. The programmable interconnect comprises layers of wire segments forming programmable junctions rather than continuous wires. This segmentation is performed with an offset from line to line in each layer such that the ends of the segments in each layer form long diagonal lines having a pitch determined by the basic wire segment length. Uniform capacitance effects are achieved by alternating the layers of the wire segments. The terminal ends of the segments are positioned in a plane such that segments may be connected by short links to form the desired interconnect. The links which join the line segments customize the otherwise undedicated interconnect. Resistive links may be used to minimize undesirable transmission line effects. The segment ends may also be connected through electrically programmable elements. Carrier tape bonds the integrated circuit chips to the programmable interconnect. Also disclosed are methods for forming the interconnect and the TAB chip bonding design.

REFERENCES:
patent: 2019625 (1935-11-01), O'Brien
patent: 2914706 (1959-11-01), Hill et al.
patent: 3028573 (1962-04-01), Stoehr
patent: 3128332 (1964-04-01), Burkig et al.
patent: 3142112 (1964-07-01), Burkig et al.
patent: 3148438 (1964-09-01), Winter et al.
patent: 3378920 (1968-04-01), Cone
patent: 3478425 (1969-11-01), Cooke
patent: 3485934 (1969-12-01), Prather
patent: 3499098 (1970-03-01), McGahey et al.
patent: 3525617 (1970-08-01), Bingham
patent: 3535780 (1970-10-01), Berger
patent: 3564115 (1971-02-01), Gribble et al.
patent: 3621116 (1971-11-01), Adams
patent: 3683105 (1972-09-01), Shamash et al.
patent: 3702025 (1972-11-01), Archer
patent: 3711627 (1973-01-01), Maringulov
patent: 3718936 (1973-02-01), Rice, Jr.
patent: 3777221 (1973-12-01), Tatsuko et al.
patent: 3824433 (1974-07-01), Newton, Jr.
patent: 3838317 (1974-09-01), Coyne
patent: 3909680 (1975-09-01), Tsunashima
patent: 4210885 (1980-07-01), Ho
patent: 4254445 (1981-03-01), Ho
patent: 4426548 (1984-01-01), Oritsuki et al.
patent: 4434321 (1984-02-01), Betts
patent: 4438560 (1984-03-01), Kisters
patent: 4443278 (1984-04-01), Zingher
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4467400 (1984-08-01), Stopper
patent: 4486705 (1984-12-01), Stopper
patent: 4489364 (1984-12-01), Chance et al.
patent: 4495377 (1985-01-01), Johnson et al.
patent: 4495479 (1985-01-01), Hermann
patent: 4521262 (1985-06-01), Pellegrino
patent: 4524239 (1985-06-01), Rouge
patent: 4605872 (1986-08-01), Rung
patent: 4636919 (1987-01-01), Itakura et al.
patent: 4642487 (1987-02-01), Carter
patent: 4652974 (1987-03-01), Ryan
patent: 4675989 (1987-06-01), Gallaway et al.
patent: 4720915 (1988-01-01), Kennedy et al.
patent: 4744007 (1988-05-01), Watari et al.
patent: 4750089 (1988-06-01), Derryberry et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4764644 (1988-08-01), Reisman et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4876220 (1989-10-01), Mohsen et al.
patent: 4881114 (1989-11-01), Mohsen et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4899439 (1990-02-01), Potter
patent: 4907127 (1990-03-01), Lee
patent: 5023751 (1991-06-01), Stampfli
patent: 5060116 (1991-10-01), Grobman
patent: 5101323 (1992-03-01), Prerost
patent: 5132878 (1992-07-01), Carey
Ho et al., "The Thin-Film Module as a High Performance Semiconductor Package," IBM J. Res. Develop., vol. 26, 3:286-296 (May 1982).
Ho et al., "Transmission Line Analysis and Design Process," Defensive Publication, United States Patent and Trademark Office, T940,015 (Nov. 4, 1975).
Bursky, "On-Chip Ram and Hierachical Routing Improve Programmable-Flexibility," Electronic Design, 35-36 (Jul. 12, 1990).
IBM Technical Disclosure Bulletin vol. 13, No. 12, May 1971, p. 3653; E. G. Kutch: "Edge definition as related to angled electrode lands".
IBM Technical Disclosure Bulletin vol. 14, No. 4, Sep. 1971, pp. 1316, 1317; E. C. Layden: "Use of relatively diagonal and rectangular wiring planes in multilayer packages".
Flexmark Brochure--"How to Cut Your Flex Generation Lead Time from Weeks to Minutes!".

Affiliated with

Also associated with

Rating

Customizable circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Customizable circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Customizable circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-734657