Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2008-04-01
2008-04-01
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Reexamination Certificate
active
10698138
ABSTRACT:
A system for designing a communication link for use in a data processing system, includes a parameter generator and an internal link model. The parameter generator allows a user to specify a first set of link parameters. The generator derives a set of internal parameters from the first set of parameters. The internal link model, which includes a set of configurable link cells, receives the internal parameters and instantiates each link cell based on the internal parameters. The system further includes a channel simulator or similar means for modeling a bit error rate (BER) of the instantiated communication link and may further include an estimator of the link's area and power consumption. In an embodiment that protects the intellectual property associated with the internal model from the system user, the parameter generator prevents the user from directly accessing the internal parameters and the generic link model.
REFERENCES:
patent: 6973600 (2005-12-01), Lau et al.
patent: 7093172 (2006-08-01), Fan et al.
Andrea Jo Goldsmith, 1994, teaches a Design and Performance of high speddcommunication systems over time varying radio channels; pp. 1-196).
J.L. Eisenbies (Conventional for Digital data communication link design, IBM Systems Journal 1967).
Rallapalli et al. (Emulation of a Space Based Internet Communication Link: Design and Implementation, Sep. 2002).
Wei-Hung Chen; Dehng, G.; Jong-Woei Chen; Shen-Luan Liu; “A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme”, IEEE Journal of Solid-State Circuits, vol. 35 Issue: 10, Oct. 2001, pp. 1498-1505.
Ken Yang Chih-Kong; Ramin Farjad-Rad; M.A. Horowitz; “A 0.5-/spl mu/m CMOS 4.0-Bgit/s serial link transceiverwith data recovery using oversampling”, IEEE Journal of Solid-State Circuits, vol. 3, Issue: 5, May 1998, pp. 713-722.
Khoury, J.M.; Lakshmikumar, K.R.; “High speed serial transceivers for data communication systems”, IEEE Communications Magazine, vol. 39, Issue: 7, Jul. 2001, pp. 160-165.
J. Kim and M. Horowitz; “Adaptive Supply Serial Links with Sub-1V Operation and Per-Pin Clock Recovery”, ISSCC 2002.
Dillon & Yudell LLP
Pierre-Louis Andre
Rodriguez Paul
Salys Casimer K.
LandOfFree
Customer controlled design of a communication system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Customer controlled design of a communication system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Customer controlled design of a communication system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3929706