Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Patent
1995-02-16
1997-04-29
Williams, Howard L.
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
341144, 377 42, H03M 166
Patent
active
056253575
ABSTRACT:
A current steering semi-digital reconstruction filter for a digital-to-analog conversion circuit, which includes a shift register having a 1-bit digital input stream and a plurality of output taps, where each output tap provides a 1-bit signal which has a value of a logic 1 or a logic 0, and a plurality of resistive paths, where each resistive path includes a resistive element which is connected to a common current source and to a first terminal of an active high switch and a first terminal of an active low switch. A single output tap is used to control the active high switch and the active low switch for a single resistive path. A second terminal of each active high switch of each of the plurality of resistive paths is connected to a non-inverted current path, and a second terminal of each active low switch for each of the plurality of resistive paths is connected to an inverted current path.
REFERENCES:
patent: 3500215 (1970-03-01), Leuthold et al.
patent: 3521170 (1970-07-01), Leuthold et al.
patent: 3543009 (1970-11-01), Voelcker, Jr.
patent: 3793589 (1974-02-01), Puckette
patent: 4633610 (1987-01-01), Meltz et al.
patent: 4816830 (1989-03-01), Cooper
patent: 4947171 (1990-08-01), Pfeifer et al.
patent: 5043730 (1991-08-01), Obinata
patent: 5196850 (1993-03-01), Duffy et al.
patent: 5212659 (1993-05-01), Scott et al.
patent: 5245344 (1993-09-01), Sooch
patent: 5298900 (1994-03-01), Mauthe et al.
patent: 5323157 (1994-06-01), Ledzius et al.
patent: 5376936 (1994-12-01), Kerth et al.
David K. Su, et al., "A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter," IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1224-1233.
"An Integrated Per-Channel PCM Encoder on Interpolation," Bruce A. Wooley, et al., IEEE Transactions on Communications, vol. COM-27, No. 2, Feb. 1979, pp. 272-277.
"Multirate Filter Designs Using Comb Filters," Shuni Chu, et al., IEEE Transactions on Ciruits and Systems, vol. CAS-31, No. 11, Nov. 1984, pp. 913-924.
"An Economical Class of Digital Filters for Decimation and Interpolation," Eugene B. Hogenauer, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-29, No. 2, Apr. 1981, pp. 155-162.
"Multirate Digital Filters, Filter Banks, Polyphase Networks, and Applications: A Tutorial," P. O. Vaidyanathan, Proceedings of the IEEE, vol. 78, NO. 1, Jan. 1990, pp. 56-93.
"A Multistage Delta-Sigma Modulator without Double Integration Loop," Toshio Hayashi, et al., 1986 IEEE International Solid-State Circuits Conference, ISSCC 86/Thursday, /Feb., 29 1986. California Pavilion C, THPM 14.6, pp. 182-183.
"A 3-.mu.n CMOS Digital Codec with Programmable Echo Cancellation and Gain Setting," Paul Defraeye, et al., IEEE Journal of Solid-State Circuits, vol. SC-20, No. 3, Jun. 1985, pp. 679-687.
"A 17-bit Oversampling D-to-A Conversion Technology Using Multistage Noise Shaping," Yasuyki Matsuya, et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 969-975.
"Fourth Order Sigma-Delta Modulator Circuit For Digital Audio And ISDN Applications,"T. Karema, et al., Tampere University of Technology, Finland, pp. 223-227.
"Area-Efficient Multichannel Oversampled PCM Voice-Band Coder," Bosco H. Leung, et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 6, Dec. 1988, pp. 1351-1357.
"Reduction of Quantizing Noise by Use of Feedback.sup.*," H. A. Spang, III, and P. M. Schultheiss, reprinted from IRE Trans. Commun. Systems, pp. 373-380, Dec. 1962.
"Design of Stable High Order 1-Bit Sigma-Delta Modulators," Tapani Ritoniemi, et al., Signal Processing Laboratory, Tampere University of Technology, reprinted from IEEE Proc. ISCAS'90, pp. 3267-3270, May 1990.
"A Higher Order Topology for Interpolative Modulators for Oversampling A/D Converters," Kirk C.-H. Chao, et al., reprinted from IEEE Trans. Circuits and Sys., vol. CAS-37, pp. 309-318, Mar. 1990.
"A Stereo 16-Bit Delta-Sigma A/D Converter for Digital Audio.sup.*," D. R. Welland, et al., reprinter with permission from Journal of the Audio Engineering Society, vol. 37, pp. 476-486, Jun. 1989.
"A Monolithic 50KHz 16-Bit A/D-D/A Converter Using Sigma-Delta Modulation," Charles D. Thompson, et al., Digital Signal Processor Operation/Motorola, Inc. 1990 IEEE.
"A CMOS Oversampling D/A Converter with a Current-Mode Semi-Digital Reconstruction Filter," D. Su and B. Wooley, 1993 ISSCC, vol. 36, pp. 230-231.
"Design and Implementation of Digital FIR Filters," P. P. Vaidyanathan, Chapter 2 in Hnadbook of DSP Engineering Applications, D. F. Elliott, editor, Academic Press, 1987.
"Oversampling A/D & D/A Conversion," B. A. Wooley, Presentation to AMD at Standard University, Sep. 14, 1992.
"Finite Impulse Response Switched-Capacitor Filters for the Delta-Sigma Modulator D/A Interface," P. J. Hurst and James E. C. Brown, IEEE Trans. Circuits Sys., vol. 38, No. 11, pp. 1391-1397, Nov. 1991.
"Analog FIR Filters with an Oversampled .SIGMA.-.DELTA. Modulator,"H. Qiuting and G. Moschytz, IEEE Trans. Circuits Syst., vol. 39, No. 9, pp. 658-663, Sep. 1992.
Advanced Micro Devices , Inc.
Williams Howard L.
LandOfFree
Current steering semi-digital reconstruction filter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Current steering semi-digital reconstruction filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current steering semi-digital reconstruction filter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-709415