Current source arrangement for three-level emitter-coupled logic

Details Current source arrangement for three-level emitter-coupled logic Current source arrangement for three-level emitter-coupled logic

1984-03-01

1988-04-12

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307454, 307297, 323314, H03K 19086

Patent

active

047376635

ABSTRACT:
Three-level ECL or four-level CML are feasible when a low drop current source is incorporated in the series-gated arrangement. The low drop current source consumes less than one-tenth of the voltage span between V.sub.CC and ground. A greater portion of the voltage span between V.sub.CC and ground, up to 4 volts, is therefore reserved for the three ECL levels or four CML levels of logic. Conventional power supplies are utilized yet the number of logic functions is increased.

REFERENCES:
patent: 3519810 (1970-07-01), Priel et al.
patent: 3686512 (1972-08-01), Kroos
patent: 3893018 (1975-07-01), Marley
patent: 4041326 (1977-08-01), Robinson
patent: 4215418 (1980-07-01), Muramatsu
patent: 4249091 (1981-02-01), Yamagiwa
patent: 4442399 (1984-04-01), Nagano

Affiliated with

Also associated with

Rating

Current source arrangement for three-level emitter-coupled logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current source arrangement for three-level emitter-coupled logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current source arrangement for three-level emitter-coupled logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1430868