Current slew rate limiter

Details Current slew rate limiter Current slew rate limiter

1996-10-10

1998-08-04

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Slope control of leading or trailing edge of rectangular or...

327376, 327380, H03K 512

Patent

active

057899550

ABSTRACT:
A current slew rate limiter for limiting the rate at which current is applied to the base of an NPN output transistor. Current is applied to the output transistor base via a first output port of a current splitter. The current provided by the second output port of the current splitter is fed back to the input of the current splitter via an NPN current mirror and a PNP current mirror connected in series. A current limiting resistor is provided in at least one of the input and output circuits of the PNP current mirror to limit the maximum output current to the base of the NPN output transistor.

REFERENCES:
patent: 5371415 (1994-12-01), Dixon et al.

Affiliated with

Also associated with

Rating

Current slew rate limiter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current slew rate limiter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current slew rate limiter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1181318