Current-mirror transistor logic circuit

Details Current-mirror transistor logic circuit Current-mirror transistor logic circuit

1988-03-10

1989-08-29

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307445, 307448, 307451, H03K 1716, H03K 1920, H03K 19017, H03K 19094

Patent

active

048620173

ABSTRACT:
An n-imput CMOS NOR-gate having n nMOS transistors connected in parallel with their inputs connected to different input terminals and their outputs connected to a common output terminal. First and second sets of n pMOS transistors each are each connected in series between a positive voltage source and the output terminal. The inputs of the first set of pMOS transistors are connected to the input terminals in order, and the inputs of the second set of pMOS transistors are connected to the input terminals in the reverse order.

REFERENCES:
patent: 4363978 (1982-12-01), Heimbigner
"High Speed CMOS NOR circuit" Research Disclosure, 9/84, No. 245, Kenneth Mason Publications Ltd, England.

Affiliated with

Also associated with

Rating

Current-mirror transistor logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current-mirror transistor logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current-mirror transistor logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2240507