Current mirror circuit for reducing chip size

Details Current mirror circuit for reducing chip size Current mirror circuit for reducing chip size

2006-10-31

2009-06-30

Sterrett, Jeffrey L (Department: 2838)

Electricity: power supply or regulation systems

Self-regulating

Using a three or more terminal semiconductive device as the...

Reexamination Certificate

active

07554314

ABSTRACT:
A current mirror circuit includes transistors having bases coupled together and emitters connected to a voltage line. The current mirror circuit further includes a zener diode having an anode connected to the bases and a cathode connected to the voltage line. When a base potential of the transistors decreases, a reverse current of the zener diode increases. Therefore, the zener diode has a resistance and acts as a resistor to clamp the base potential of the transistors. A layout area of the zener diode is much smaller than that of the resistor having a resistance equal to that of the zener diode. The current mirror circuit achieves reduced chip size by using the zener diode instead of the resistor.

REFERENCES:
patent: 4158178 (1979-06-01), Schade, Jr.
patent: 4567381 (1986-01-01), Piasecki
patent: 5304862 (1994-04-01), Memida
patent: 5519313 (1996-05-01), Wong et al.
patent: 5990727 (1999-11-01), Kimura
patent: 6255887 (2001-07-01), Adams et al.
patent: 2004/0189323 (2004-09-01), Nagase
patent: 2007/0103139 (2007-05-01), Sobue et al.
patent: A-2002-149250 (2002-05-01), None

Affiliated with

Also associated with

Rating

Current mirror circuit for reducing chip size does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current mirror circuit for reducing chip size, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current mirror circuit for reducing chip size will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4131177