Current memory and circuit arrangement comprising current memori

Details Current memory and circuit arrangement comprising current memori Current memory and circuit arrangement comprising current memori

1998-04-20

2000-08-29

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

327112, 326 87, H03B 100

Patent

active

061114383

ABSTRACT:
A current memory cell comprises a fine MOS memory transistor (T1) and a coarse MOS memory transistor (T2) connected in series between two power supply rails. Such current memory cells are preferably designed so that the sum of the voltage drops across the coarse and fine memory transistors when diode connected is equal to the supply voltage. In order to achieve this while leaving flexibility in choosing the transistor saturation voltages an auxiliary power rail (V.sub.dda) is generated using as a reference the voltage drops across two diode connected transistors (T6, T7) which conduct a current equal to the bias current in the current memory cell (3).

REFERENCES:
patent: 5400273 (1995-03-01), Hughes et al.
patent: 5420525 (1995-05-01), Maloberti et al.
patent: 5434534 (1995-07-01), Lucas
patent: 5872473 (1999-02-01), Williams
patent: 5880606 (1999-03-01), Griesbach
"On-Chip Voltage Regulators With Improved Ripple Rejection", IBM-TBD, vol. 32, No. 10A, Mar. 1990, pp. 26-28.

Affiliated with

Also associated with

Rating

Current memory and circuit arrangement comprising current memori does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current memory and circuit arrangement comprising current memori, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current memory and circuit arrangement comprising current memori will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1253687