Current control technique

Details Current control technique Current control technique

2008-04-01

2008-04-01

Zweizig, Jeffrey (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

Reexamination Certificate

active

07352234

ABSTRACT:
An output driver circuit and current control technique to facilitate high-speed buses with low noise is used to interface with high-speed dynamic RAMs (DRAMs). The architecture includes the following components: an input isolation block (120), an analog voltage divider (104), an input comparator (125), a sampling latch (130), a current control counter (115), and a bitwise output driver (output driver A107and output driver B111).

REFERENCES:
patent: 4707620 (1987-11-01), Sullivan et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5546042 (1996-08-01), Tedrow
patent: 5666078 (1997-09-01), Lamphier
patent: 5864506 (1999-01-01), Arcoleo et al.
patent: 5958026 (1999-09-01), Goetting et al.
patent: 5995894 (1999-11-01), Wendte
patent: 6060907 (2000-05-01), Vishwanthaiah
patent: 6288564 (2001-09-01), Hedberg
patent: 6516365 (2003-02-01), Horowitz et al.
patent: 6541996 (2003-04-01), Rosefield et al.
patent: 6853938 (2005-02-01), Jeddeloh
patent: 7148721 (2006-12-01), Park
patent: 0463316 (1992-01-01), None
patent: 97/02658 (1997-01-01), None
patent: 02 37781 (2002-05-01), None
“9-Mb Pipelined SRAM with QDR Architecture,” CY7C1304V24, Cypress Semiconductor Corporation, Feb. 15, 2000.
“Virtex-II Pro Platform FPGA Handbook,” Xilinx, Jan. 31, 2002, pp. 44-46.
Xilinx Digitally Controlled Impedance (DCI) Technology, VTT011 (v1.1), Xilinx, Sep. 20, 2001, pp. 1-3.
“9Mb DDR SRAM,” MT57V256H36P, Micron Technology, Inc., 2000, pp. 1-23.
Asahina, et al., “Output Buffer with On-Chip Compensation Circuit,” IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 29.1.1-29.1.4.
Gabara, et al., “Digitally Adjustable Resistors in CMOS for High-Performance Applications,” IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 1992, pp. 1176-1185.
Esch, Jr., et al., “Theory and Design of CMOS HSTL I/O Pads,” The Hewlett Packard Journal, Article 5, Aug. 1998, pp. 46-52.

Affiliated with

Also associated with

Rating

Current control technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current control technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current control technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2750933