Cup chip having tag comparator and address translation unit on c

Details Cup chip having tag comparator and address translation unit on c Cup chip having tag comparator and address translation unit on c

1986-02-06

1990-08-28

Williams, Jr., Archie E.

Boots, shoes, and leggings

3642328, 3642402, 3642434, 36424341, 3642526, 3642563, 3642564, 3642565, 3642592, G06F 934, G06F 1210, G06F 1316

Patent

active

049530739

ABSTRACT:
A cache-based computer architecture has the address generating unit and the tag comparator packaged together and separately from the cache RAMS. If the architecture supports virtual memory, an address translation unit may be included on the same chip as, and logically between, the address generating unit and the tag comparator logic. Further, interleaved access to more than one cache may be accomplished on the external address, data and tag busses.

REFERENCES:
patent: 4056845 (1977-11-01), Churchill
patent: 4084230 (1978-04-01), Matick
patent: 4400774 (1983-08-01), Toy
patent: 4493026 (1985-01-01), Olnowich
patent: 4527232 (1985-07-01), Bechtolsheim
patent: 4532587 (1985-07-01), Roskell et al.
patent: 4587610 (1986-05-01), Rodman
patent: 4646233 (1987-02-01), Weatherford
patent: 4785398 (1988-11-01), Joyce et al.
patent: 4794524 (1988-12-01), Carberry et al.
patent: 4811209 (1989-03-01), Rubinstein
patent: 4821171 (1989-04-01), Calamari
Rhodes, "Cache-Memory Functions Surface on VLSI Chip", Electronic Design, Feb. 18, 1982, at 159.
Cushman, "Enhanced Mups Bring New Life to Old Devices", Electrical Design News, 30: 124-138 (Jan., 1985).
Brandt et al., "High Speed Buffer with Dual Directories", IBM Technical Disclosure Bulletin, 26: 6264-6265 (May, 1984).
Kaplan, "Cache-Based Computer Systems", Computer, 3/73, at 30-36.
Rhodes, "Caches Keep Main Memories from Slowing Down Fast CPUs", Electronic Design, 1/21/82, at 179.
Strecker, "Cache Memories for PDP-11 Family Computers", in Bell, Computer Engineering, (Digital Press), at 263-267.
Sachs, "A High Performance 846,000 Transistor UNIX Engine--The Fairchild Clipper", Proceedings of the IEEE International Conference on Computer Design, 10/85, at 342-346.
Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic", Proceedings of the 10th Annual Symposium on Computer Architecture, 6/83, pp. 124-131.
VanAken, "Match Cache Architecture to the Computer System", Electronic Design, 3/4/82, at 93.

Affiliated with

Also associated with

Rating

Cup chip having tag comparator and address translation unit on c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cup chip having tag comparator and address translation unit on c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cup chip having tag comparator and address translation unit on c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1593979