Culling in a vertex processing unit

Details Culling in a vertex processing unit Culling in a vertex processing unit

2005-12-01

2008-12-23

Chauhan, Ulka (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphics processing

Three-dimension

C345S419000

Reexamination Certificate

active

07468726

ABSTRACT:
A graphics processor performs culling of invisible primitives in a vertex processing unit that includes a geometry shader or other processing engine that performs per-primitive operations. Primitives can be culled after clip space coordinates for the vertices have been computed and in some instances before at least one other vertex attribute has been computed. To the extent that this early culling reduces the number of vertices for which the full set of attributes is computed or reduces the number of primitives or vertices delivered to downstream units, throughput of the processor is increased.

REFERENCES:
patent: 2004/0196281 (2004-10-01), Huang
patent: 2005/0091616 (2005-04-01), Wang et al.
patent: 2006/0152509 (2006-07-01), Heirich
patent: 2006/0164414 (2006-07-01), Farinelli

Affiliated with

Also associated with

Rating

Culling in a vertex processing unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Culling in a vertex processing unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Culling in a vertex processing unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4035709