Crosstalk reduction in a backplane employing low-skew clock...

Details Crosstalk reduction in a backplane employing low-skew clock... Crosstalk reduction in a backplane employing low-skew clock...

2008-04-29

2008-04-29

Pham, Chi (Department: 2616)

Multiplex communications

Crosstalk suppression

C370S508000

Reexamination Certificate

active

07366086

ABSTRACT:
A system for a backplane that employs i) an adjustment of positive-to-negative (P-N) driver skew of a transmit signal of a relatively high-speed differential driver to reduce far-end crosstalk, ii) a high-speed differential subtraction circuit combining a gain-adjusted replica of at least one transmit signal with a received signal to reduce near-end crosstalk, and iii) a phase-locked loop (PLL) synchronization circuit to align timing events between a set of near-end and far-end high-speed interfaces.

REFERENCES:
patent: 6377640 (2002-04-01), Trans
patent: 6820234 (2004-11-01), Deas et al.
patent: 2002/0181633 (2002-12-01), Trans

Affiliated with

Also associated with

Rating

Crosstalk reduction in a backplane employing low-skew clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Crosstalk reduction in a backplane employing low-skew clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Crosstalk reduction in a backplane employing low-skew clock... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2751868