Cross-monitored pair of clocks for processor fail-safe operation

Details Cross-monitored pair of clocks for processor fail-safe operation Cross-monitored pair of clocks for processor fail-safe operation

1993-06-01

1994-04-05

Miska, Vit W.

Horology: time measuring systems or devices

Plural timepiece system or system device

368156, 328 63, 331 55, G04C 1100, H03K 300

Patent

active

053011716

ABSTRACT:
A system for operating a pair of microprocessors with independent system clocks while at the same time providing synchronization by a common interrupt signal, and in which the system clocks are cross-monitored to thereby provide Fail-Safe operation.

REFERENCES:
patent: 4156200 (1979-05-01), Gomez
patent: 4254492 (1981-03-01), McDermott
patent: 4449830 (1984-05-01), Bulgier
patent: 4707142 (1987-11-01), Baker et al.
patent: 5040158 (1991-08-01), Lee et al.

Affiliated with

Also associated with

Rating

Cross-monitored pair of clocks for processor fail-safe operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cross-monitored pair of clocks for processor fail-safe operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cross-monitored pair of clocks for processor fail-safe operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-517535