Critical path prediction for design of circuits

Details Critical path prediction for design of circuits Critical path prediction for design of circuits

1993-12-29

1996-08-06

Teska, Kevin J.

Boots, shoes, and leggings

364490, 364491, 364578, H01L 2500

Patent

active

055440711

ABSTRACT:
An automatic method of critical path prediction in a computer system used with a network model representative of a circuit. Gate delays are determined for each cell used for each of the drivers in the combinational block. Load delays are also determined for each cell used for each of the drivers in the combinational block. Estimated delays may then be determined for each path between each of the drivers in the combinational block and sinks coupled to each of the drivers in the combinational blocks. Static timing analysis on the combinational block is performed by using the gate delays, the load delays, and the estimated delays to determine estimated required times and total capacity for each primary output of the sinks of the combinational block, and to determine estimated arrival times for each primary input of the drivers of the combinational block.

REFERENCES:
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5355321 (1994-10-01), Grodstein et al.
patent: 5396435 (1995-03-01), Ginetti
patent: 5416718 (1995-05-01), Yamazaki
patent: 5432707 (1995-07-01), Leung
E. M. Clarke, J. R. Burch, O. Grumberg, D. E. Long and K. L. McMillan, Automatic Verification of Sequential Circuit Designs; Mechanized Reasoning and Hardware Design, 105-120 (1992).
E. M. Clarke, D. E. Long and K. L. McMillan, Compositional Model Checking; Proceedings. Fourth Annual Symposium on Logic in Computer Science, 353-362 (1989).
Z. Har'El and R. P. Kurshan, Software for Analysis of Coordination; Proceedings of International Conference on Systems, Science and Engineering, 382-385 (1988).
J. R. Burch, E. M. Clarke, and K. L. McMillan, Symbolic Model Checking: 10.sup.20 States and Beyond; 98 Information and Computation 2, 142-170 (1992).
P. J. Brumfitt, MetaMorph--A Formal Methods Toolkit with Application to the Design of Digital Hardware; 2 Journal of Functional Programming, 437-473 (Oct. 1992).
Douglas L. Perry, VHDL; Table of Contents and 223-326 (1994).
E. M. Clarke, D. E. Long and K. L. McMillan, A Language for Compositional Specification and Verification of Finite State Hardware Controllers; Computer Hardware Description Languages and their Applications, 281-295 (1990).
R. P. Kurshan, Member, ieee; and K. L. McMillan, Analysis of Digital Circuits Through Symbolic Reduction; 10 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 11, 1356-1371 (Nov. 1991).
Janaki Akella and Kenneth McMillan, Synthesizing Converters between Finite StateProtocols; International Conference on Computer Design: VLSI in Computers and Processors, 410-413 (1991).
B. Billard; Improving Verification Tools, 12 Journal of Electrical and Electronics Engineering 3, 248-256 (Sep. 1992).
P. Gutwin, P. McGeer & R. Brayton, Delay Prediction for Technology Independent Logic Equations, 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, 468-471, (Oct. 1992).
M. C. Golumbic, Combinatorial Merging, C-25 IEEE Transactionson Computers, 11, 1164-1167 (Nov., 1976).
D. Wallace, M. Chandrasekhar, High Level Delay Estimation for Technology-Independent Logic Equations, 1990 IEEEInternational Conference on Computer-Aided Design, 188-191 (Nov. 1990).
N. Weiner, A. Sangiovanni-Vincentelli, Timing Analysis In A Logic Synthesis Environment, 1989 ACM/IEEE Design Automation Conference, 655-661 (Jun. 1989).
R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, A. R. Wang, MIS: A Multiple-Level Logic Optimization System, CAD-6 IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems 6, 1062-1081 (Nov. 1987).
Bill Brykczynski, David A. Wheeler, An Annotated Bibliography on Software Inspections; 18 SIGSOFT--Software Engineering Notes 1, 81-88 (Jan. 1993).
Hojat et al., "SYSTAT: A System Levet Timing Verifier", Circuits and Systems, 1990 IEEE Midwest Symposium, 1991, pp. 323-326.
Devadas et al., "Statistical Timing Analysis of Combinational Circuits", Computer Design--ICCD '92 Int. Conf., 1992, pp. 38-43.
Devadas et al., "Delay Computation in Combinational Logic Circuits: Theory and Algorithms Computer-Aided Design", 1991 Int. Conf., 1991, pp. 176-179.
Chang et al., "An Accurate and Efficient Gate Level Delay Calculators for MOS Circuits", Design Automation Conf., 1988, pp. 282-287.

Affiliated with

Also associated with

Rating

Critical path prediction for design of circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Critical path prediction for design of circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Critical path prediction for design of circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2196685