Boots – shoes – and leggings
Patent
1991-09-19
1994-11-01
Beausoliel, Jr., Robert W.
Boots, shoes, and leggings
3642463, 3642543, 364DIG1, G06F 1300
Patent
active
053613457
ABSTRACT:
A memory management system for minimizing I/O data transfer latency during the resolution of page faults. A page protection register having a mask with validity bits corresponding to each data line of the page in local memory is implemented in the memory controller. The mask bits are set when the corresponding data line has been input via the memory controller and is ready for access. When a page fault is received by the microprocessor, the desired page is read into the microprocessor's local memory, and the mask bit corresponding to the critical line which caused the page fault is checked. Processing of the process which requested the critical data line proceeds as soon as the mask bit for the critical data line is set, thereby preventing the microprocessor from having to wait for the entire page to be transferred into local memory before processing continues. In addition, the invention provides a mechanism whereby the address of the critical data line is identified and provided to the external memory so that the data lines in the page may be sent out of order. In particular, the critical data line may be sent first so that it is the first data line stored in the local memory during memory I/O. The mask bits corresponding to the critical line are thus set first, thereby allowing the microprocessor to be quickly reactivated so that processing may proceed in parallel with I/O to the microprocessor's local memory. When the present invention is implemented for a page having N data lines, the data transfer latency time may be reduced by as much as a factor of N.
REFERENCES:
patent: 3735360 (1971-08-01), Anderson et al.
patent: 3771137 (1973-11-01), Barner et al.
patent: 3806888 (1974-04-01), Brinkman
patent: 4442287 (1984-04-01), Fletcher et al.
patent: 4476524 (1984-10-01), Brown et al.
patent: 4637024 (1984-11-01), Dixon et al.
patent: 4841439 (1989-06-01), Nishikawa et al.
patent: 5016161 (1991-05-01), Van Loo et al.
patent: 5063497 (1991-11-01), Cutler et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 5, Partitioned Page Transfer From An Electronic Drum, Oct. 1982, pp. 2621-2622.
Beausoliel, Jr. Robert W.
Hewlett--Packard Company
Wright Norman M.
LandOfFree
Critical line first paging system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Critical line first paging system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Critical line first paging system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807748