CPU with multi-stage mode register for defining CPU operating en

Details CPU with multi-stage mode register for defining CPU operating en CPU with multi-stage mode register for defining CPU operating en

1981-02-17

1985-05-21

Thomas, James D.

Boots, shoes, and leggings

G06F 900

Patent

active

045190283

ABSTRACT:
A central processor unit (CPU) is capable of being connected in data processing systems having diverse logical operating characteristics. The CPU contains an operating mode register that has stages that identify various logical operating conditions in the data processing system, and modify the operation of the central processor unit in accordance therewith.

REFERENCES:
patent: 4012725 (1977-03-01), Spangler et al.
patent: 4152761 (1979-05-01), Louie
patent: 4206503 (1980-06-01), Woods et al.
patent: 4232366 (1980-11-01), Levy et al.
patent: 4236204 (1980-11-01), Groves
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4276594 (1981-06-01), Morley
patent: 4293907 (1981-10-01), Huang et al.
patent: 4300208 (1981-11-01), Jasmin et al.
patent: 4313160 (1982-01-01), Kaufman et al.
patent: 4344129 (1982-08-01), Asada et al.
patent: 4384327 (1983-05-01), Conway et al.
patent: 4394734 (1983-07-01), Norgen et al.

Affiliated with

Also associated with

Rating

CPU with multi-stage mode register for defining CPU operating en does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CPU with multi-stage mode register for defining CPU operating en, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU with multi-stage mode register for defining CPU operating en will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1541898