CPU with DSP having decoder that detects and converts instructio

Details CPU with DSP having decoder that detects and converts instructio CPU with DSP having decoder that detects and converts instructio

1996-03-18

1998-07-14

An, Meng-Ai T.

395379, 395384, G06F 930, G06F 15163

Patent

active

057817928

ABSTRACT:
A CPU or microprocessor which includes a general purpose CPU component, such as an X86 core, and also includes a DSP core. The CPU also includes an intelligent DSP function decoder or preprocessor which examines X86 opcode sequences and determines if a DSP function is being executed. If the DSP function decoder determines that a DSP function is being executed, the DSP function decoder converts or maps the opcodes to a DSP macro instruction that is provided to the DSP core. The DSP core executes one or more DSP instructions to implement the desired DSP function in response to the macro instruction. The DSP core implements or performs the DSP function using a lesser number of instructions and also in reduced number of clock cycles, thus increasing system performance. If the X86 opcodes in the instruction cache or instruction memory do not indicate or are not intended to perform a DSP-type function, the opcodes are provided to the X86 core as which occurs in current prior art computer systems. The X86 core and the DSP core are coupled to each other and communicate data and timing signals for synchronization purposes. Thus, the DSP core offloads these mathematical functions from the X86 core, thereby increasing system performance. The DSP core also operates in parallel with the X86 core, providing further performance benefits. The CPU of the present invention thus implements DSP functions more efficiently than X86 logic while requiring no additional X86 opcodes. The present invention also generates code that operates transparently on an X86 only CPU or a CPU according to the present invention which includes X86 and DSP cores. Thus the present invention is backwards compatible with existing software.

REFERENCES:
patent: 4626989 (1986-12-01), Torii
patent: 5241636 (1993-08-01), Kohn
patent: 5355485 (1994-10-01), Denio et al.
patent: 5574872 (1996-11-01), Rotem et al.
patent: 5588118 (1996-12-01), Mandava et al.
patent: 5594880 (1997-01-01), Moyer et al.
patent: 5619665 (1997-04-01), Emma
patent: 5649138 (1997-07-01), Ireton
MC88110 Second Generation RISC Microprocessor User's Manual, 1991 Motorola.
Neal Margulis, "i860 Microprocessor Architecture"; Intel Osborne McGraw-Hill 1990.
International Search Report for PCT/US 96/19586 dated Apr. 28, 1997.
Halfhill, T. R., "AMD K6 Takes on Intel P6," vol. 21, No. 1, Jan. 1, 1996, pp. 67, 68, 70 & 72.
International Search Report for PCT/US 96/19585 mailed May 13, 1997.

Affiliated with

Also associated with

Rating

CPU with DSP having decoder that detects and converts instructio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CPU with DSP having decoder that detects and converts instructio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU with DSP having decoder that detects and converts instructio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1893320