CPU surge reduction and protection

Details CPU surge reduction and protection CPU surge reduction and protection

2006-10-03

2006-10-03

Sircus, Brian (Department: 2836)

Electrical transmission or interconnection systems

Plural supply circuits or sources

Load current control

C307S059000, C307S008000, C307S103000

Reexamination Certificate

active

07116011

ABSTRACT:
Methods and systems of providing power to a central processing unit (CPU) provide for enhanced surge protection and increased battery life. In one approach, an integrated circuit as a power output stage with an output node, and a voltage regulator coupled to the power output stage. The voltage regulator selectively switches the power output stage into a current ramp down mode based on detection of a voltage surge at the output node. The power output stage has an associated current ramp down rate. The CPU is coupled to the output node and a surge notification input of the power output stage, where the power output stage accelerates the current ramp down based on a notification signal from the CPU.

REFERENCES:
patent: 6188209 (2001-02-01), Poon et al.
patent: 6271651 (2001-08-01), Stratakos et al.
patent: 6285175 (2001-09-01), Massie

Affiliated with

Also associated with

Rating

CPU surge reduction and protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CPU surge reduction and protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU surge reduction and protection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3708795