Boots – shoes – and leggings
Patent
1994-06-16
1995-04-04
Harrell, Robert B.
Boots, shoes, and leggings
364DIG1, 36424342, 3642318, 3642473, 364DIG2, 364938, 3649555, 36496426, 3642617, 3642631, G06F 938, G06F 926
Patent
active
054044677
ABSTRACT:
A prefetch unit includes a Branch history table for providing an indication of an occurrence of a Branch instruction having a Target Address that was previously taken. A plurality of Branch mark bits are stored in an instruction queue, on a half word basis, in conjunction with a double word of instruction data that is prefetched from an instruction cache. The Branch Target Address is employed to redirect instruction prefetching. The Branch Target Address is also pipelined and follows the associated Branch instruction through an instruction pipeline. The prefetch unit includes circuitry for automatically self-filling the instruction pipeline. During a Fetch stage a previously generated Virtual Effective Address is applied to a translation buffer to generate a physical address which is used to access a data cache. The translation buffer includes a first and a second translation buffer, with the first translation buffer being a reduced subset of the second. The first translation buffer is probed, during a Generate stage, to prefetch, if possible, the required operand. The prefetch unit further provides 24-bit or 31-bit effective address generation on an instruction by instruction basis.
REFERENCES:
patent: Re32493 (1987-09-01), Matsumoto et al.
patent: 3559183 (1971-01-01), Sussenguth
patent: 4112489 (1978-09-01), Wood
patent: 4430706 (1984-02-01), Sand
patent: 4477872 (1984-10-01), Losq et al.
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4763245 (1988-08-01), Emma et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4881170 (1989-11-01), Morisada
patent: 4893233 (1990-01-01), Denman et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4984154 (1991-01-01), Hantani et al.
patent: 4991080 (1991-02-01), Emma et al.
patent: 5168557 (1992-12-01), Shibuya
patent: 5303356 (1994-04-01), Vassiliadis et al.
Smith, James E., A Study of Branch Prediction Strategies, May 12-14, 1981, 8th Annual Symposium on Computer Archetecture, IEEE, pp. 135-148.
"Highly Accurate Subroutine Stack Prediction Mechanism", IBM Technical Disclosure Bulletin, vol. 28, No. 10, Mar. 1986, pp. 4635-4637.
"Subroutine Call/Return Stack", IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988, pp. 221-225.
"Subroutine Return Address Stack", IBM Technical Disclosure Bulletin, vol. 24, No. 7A, Dec. 1981, pp. 3255-3258.
Saba John A.
Schwartz Martin J.
Tank-Kong Richard
Harrell Robert B.
Milik Kenneth L.
Philipp Timothy L.
Wang Laboratories, Inc.
LandOfFree
CPU having pipelined instruction unit and effective address calc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CPU having pipelined instruction unit and effective address calc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU having pipelined instruction unit and effective address calc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2385139