CPU-bus controller for accomplishing transfer operations between

Details CPU-bus controller for accomplishing transfer operations between CPU-bus controller for accomplishing transfer operations between

1989-10-11

1993-06-15

Shaw, Dale M.

395500, G06F 1300, G06F 1338

Patent

active

052206513

ABSTRACT:
A synchronous bus controller which provides a functional control link between one or more microprocessors and an asychronous main input/output bus is provided. The bus controller includes a state machine and data bus width determining logic enabling the bus controller to initiate and control access operations between microprocessors and accessible devices on the main input/output bus when the microprocessor and the accessed device may have different data bus widths. The bus controller includes logic circuitry to determine the number of access cycles required to complete a requested access operation and detects the last access cycle of a current access operation to terminate an access operation and provide a ready signal to the microprocessor indicating that the bus controller is ready for the next access request.

REFERENCES:
patent: 3969722 (1976-07-01), Danco
patent: 4124889 (1978-11-01), Kaufman et al.
patent: 4245301 (1981-01-01), Rokutanda et al.
patent: 4268904 (1981-05-01), Suzuki et al.
patent: 4315308 (1982-02-01), Jackson
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4400778 (1983-08-01), Vivian et al.
patent: 4449181 (1984-05-01), Young et al.
patent: 4475155 (1984-10-01), Oishi et al.
patent: 4476527 (1984-10-01), Clayton, IV
patent: 4491916 (1985-01-01), Vallhourat
patent: 4562533 (1985-12-01), Hodel et al.
patent: 4602327 (1986-07-01), Laviolette
patent: 4727491 (1988-02-01), Culley
patent: 4787032 (1988-11-01), Culley
patent: 4835681 (1989-05-01), Culley
patent: 4845611 (1989-07-01), Tuklakov et al.
patent: 4845614 (1989-07-01), Hanawa et al.
patent: 4847757 (1989-07-01), Smith
patent: 4987529 (1991-01-01), Craft et al.
Fletcher, An Engineering Approach to Digital Design 1980 pp. 290-295.

Affiliated with

Also associated with

Rating

CPU-bus controller for accomplishing transfer operations between does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CPU-bus controller for accomplishing transfer operations between, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU-bus controller for accomplishing transfer operations between will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1049235