Boots – shoes – and leggings
Patent
1996-01-29
1997-06-17
Shah, Alpesh M.
Boots, shoes, and leggings
395390, 395392, 3642303, 3642318, 3642624, 364DIG1, G06F 938
Patent
active
056405880
ABSTRACT:
An apparatus and method for scheduling a sequence of instructions for achieving multiple launches and multiple executions of the instructions within a central processing unit. Each of the instructions is classified according to which one of multiple execution resources of the central processing unit executes the instruction. The classifications include memory reference operations, integer operations, program control operations, and floating point arithmetic operations. The classifications associated with the instructions occur in the order in which the instructions occur in the sequence.
REFERENCES:
patent: 4760519 (1988-07-01), Papworth et al.
patent: 5006980 (1991-04-01), Sanders et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5261063 (1993-11-01), Kohn et al.
patent: 5428810 (1995-06-01), Barkans et al.
patent: 5487156 (1996-01-01), Popescu et al.
Avula Jayachandra B.
Jewett Peter H.
Monaco James E.
Mundkur Yatin G.
Naik Vinay J.
Ross Technology, Inc.
Shah Alpesh M.
LandOfFree
CPU architecture performing dynamic instruction scheduling at ti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CPU architecture performing dynamic instruction scheduling at ti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU architecture performing dynamic instruction scheduling at ti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2166172