Coupled memory multiprocessor computer system including cache co

Details Coupled memory multiprocessor computer system including cache co Coupled memory multiprocessor computer system including cache co

1991-03-20

1994-04-12

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 3642283, 3642292, 3642434, G06F 1206

Patent

active

053033620

ABSTRACT:
A coherent coupled memory multiprocessor computer system that includes a plurality of processor modules (11a, 11b . . . ), a global interconnect (13), an optional global memory (15) and an input/output subsystem (17,19) is disclosed. Each processor module (11a, 11b . . . ) includes: a processor (21); cache memory (23); cache memory controller logic (22); coupled memory (25); coupled memory control logic (24); and a global interconnect interface (27). Coupled memory (25) associated with a specific processor (21), like global memory (15), is available to other processors (21). Coherency between data stored in coupled (or global) memory and similar data replicated in cache memory is maintained by either a write-through or a write-back cache coherency management protocol. The selected protocol is implemented in hardware, i.e., logic, form, preferably incorporated in the coupled memory control logic (24) and in the cache memory controller logic (22). In the write-through protocol, processor writes are propagated directly to coupled memory while invalidating corresponding data in cache memory. In contrast, the write-back protocol allows data owned by a cache to be continuously updated until requested by another processor, at which time the coupled memory is updated and other cache blocks containing the same data are invalidated.

REFERENCES:
patent: 3735360 (1973-05-01), Anderson et al.
patent: 4016541 (1977-04-01), Delagi et al.
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4744078 (1988-05-01), Kowalczyk
patent: 4747043 (1988-05-01), Rodman
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4757438 (1988-07-01), Thatte et al.
patent: 4760521 (1988-07-01), Rehwald et al.
patent: 4785395 (1988-11-01), Keeley
patent: 4811216 (1989-03-01), Bishop et al.
patent: 4812981 (1989-03-01), Chan et al.
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 5010477 (1991-04-01), Omoda et al.
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5123106 (1992-06-01), Otsuki et al.
patent: 5146603 (1992-09-01), Frost et al.
patent: 5146607 (1992-09-01), Sood et al.
patent: 5148533 (1992-09-01), Joyce et al.
Anant Agarwal, Richard Simoni, John Hessessy and Mark Horowitz, "An Evaluation of Directory Schemes for Cache Coherence," Stanford University, California, 1988.
Alan L. Cox, and Robert J. Fowler, "The Implementation of a Coherent Memory Abstraction on a NUMA Multiprocessor: Experiences with Platinum" (Revised), University of Rochester, Rochester, New York, May 6, 1989.
Mark A. Holliday, "Reference History, Page Size, and Migration Daemons in Local/Remote Architectures," Duke University, Durham, North Carolina, 1989.
C. Scheurich and M. Dubois, "Dynamic Page Migration in Multiprocessors with Distributed Global Memory," University of Southern California, Los Angeles, California, 1988.
Ming-Chit Tam, Jonathan M. Smith and David J. Farber, "A Taxonomy-Based Comparison of Several Distributed Shared Memory Systems," University of Pennsylvania, Philadelphia, Pennsylvania, May 15, 1990.

Affiliated with

Also associated with

Rating

Coupled memory multiprocessor computer system including cache co does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coupled memory multiprocessor computer system including cache co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coupled memory multiprocessor computer system including cache co will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2106486