Counter-controlled delay line

Details Counter-controlled delay line Counter-controlled delay line

2006-07-04

2006-07-04

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S265000

Reexamination Certificate

active

07071751

ABSTRACT:
A counter-controlled delay line for delaying signals having a wide range of possible frequencies is described. The counter-controlled delay line receives an input clock and produces a delayed output clock based on a delay select control signal. The delay select control signal includes three granularities of delay: a coarse grain, medium grain, and fine grain. The coarse grain delay is provided by a counter. The medium grain delay is provided by a sequential starter circuit coupled to an oscillator. The fine grain delay is provided by a trim unit.

REFERENCES:
patent: 6134191 (2000-10-01), Alfke
patent: 6445232 (2002-09-01), Logue et al.
patent: 6611477 (2003-08-01), Speyer et al.
patent: 6812799 (2004-11-01), Kirsch
patent: 2003/0204743 (2003-10-01), Devadas et al.
U.S. Appl. No. 10/954,889, filed Sep. 29, 2004, Kaviani et al.
U.S. Appl. No. 10/837,186, filed Apr. 30, 2004, Morrison et al.
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; published Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 161-183.
U.S. Appl. No. 11/015,322, filed Dec. 17, 2004, Kaviani.

Affiliated with

Also associated with

Rating

Counter-controlled delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Counter-controlled delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Counter-controlled delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3568183