Counter circuit, AD conversion method, AD converter,...

Details Counter circuit, AD conversion method, AD converter,... Counter circuit, AD conversion method, AD converter,...

2008-12-08

2009-12-08

Nguyen, Khai M (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000, C250S208100, C348S294000, C348S308000, C377S045000, C377S107000, C377S110000

Reexamination Certificate

active

07629914

ABSTRACT:
A solid-state image pick up device including a pixel array unit having unit pixels arranged in a matrix pattern. Each unit pixel includes a photoelectric converter. Additionally, the solid-state image pick up device has column signal lines that correspond to the respective columns of the matrix pattern, a row scanning means for selectively controlling each unit pixel, and an analog-digital converting unit for converting analog signals output from the unit pixels in a row selectively controlled by the row scanning means. The analog-digital converting unit further includes an asynchronous counter which performs counting in two modes and the asynchronous counter includes a counter processor configured so that when switching between the count modes occurs, a running count value is broken and there is an interval between the count modes and when a mode begins the running count value is reset to the value before the running count value was broken.

REFERENCES:
patent: 4023160 (1977-05-01), Kirschner
patent: 5877715 (1999-03-01), Gowda et al.
patent: 6567340 (2003-05-01), Nataraj et al.
patent: 6583817 (2003-06-01), Lee
patent: 1566891 (2005-08-01), None
patent: 1592134 (2005-11-01), None
patent: 61-100025 (1986-05-01), None
patent: 1987 195924 (1987-08-01), None
patent: 1994 311025 (1994-04-01), None
patent: 6-164372 (1994-06-01), None
patent: 1999 017526 (2008-09-01), None
patent: 1750056 (1992-07-01), None
Database WPI; Section EI, Week 199330; Derwent Publications Ltd., London, GB; AN 1993-241486 XP002367192.
Stan, Mircea R.; Long and Fast Up/Down Counters; IEEE Transactions on Computers, IEEE Service Center, Los Alamitos, CA, US, vol. 47, No. 7, Jul. 1998, pp. 722-735, XP000782017.
European Search Report dated Feb. 28, 2006.
European Search Report dated May 11, 2006.
Office Action issued on Mar. 11, 2008 in corresponding Japanese Patent Application No. JP 2004 129389.

Affiliated with

Also associated with

Rating

Counter circuit, AD conversion method, AD converter,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Counter circuit, AD conversion method, AD converter,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Counter circuit, AD conversion method, AD converter,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4111443