Counter circuit, AD conversion method, AD converter,...

Details Counter circuit, AD conversion method, AD converter,... Counter circuit, AD conversion method, AD converter,...

2007-11-06

2007-11-06

Nguyen, Khai M. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S118000, C341S155000, C341S159000, C377S029000, C377S041000, C377S052000, C377S055000, C377S056000, C377S107000, C377S110000, C348S294000

Reexamination Certificate

active

11113949

ABSTRACT:
An asynchronous counter that is capable of switching count mode includes flip-flops, and three-input single-output tri-value switches respectively provided between the adjacent pairs of the flip-flops. The tri-value switches switch among three values, namely, non-inverting outputs and inverting outputs of the flip-flops and a power supply level. Each of the tri-value switches switch among the three input signals according to two-bit control signals, and input a selected signal to a clock terminal of a subsequent flip-flop. When count mode is switched according to the control signals, a count value immediately before the mode switching is set as an initial value, and counting after the mode switching is started from the initial value.

REFERENCES:
patent: 4023160 (1977-05-01), Kirschner
patent: 4837790 (1989-06-01), Harada
patent: 4891827 (1990-01-01), Slater
patent: 5060243 (1991-10-01), Eckert
patent: 5371773 (1994-12-01), Ihara et al.
patent: 5432830 (1995-07-01), Bonnot
patent: 5877715 (1999-03-01), Gowda et al.
patent: 5920274 (1999-07-01), Gowda et al.
patent: 6423957 (2002-07-01), Kim et al.
patent: 6567340 (2003-05-01), Nataraj et al.
patent: 6853698 (2005-02-01), Nguyen
patent: 6965407 (2005-11-01), Boemler et al.
patent: 7088279 (2006-08-01), Muramatsu et al.
patent: 7123679 (2006-10-01), Joo
patent: 7129883 (2006-10-01), Muramatsu et al.
patent: 1 566 891 (2005-08-01), None
patent: 1 592 134 (2005-11-01), None
patent: 61-100025 (1986-05-01), None
patent: 6-164372 (1994-06-01), None
patent: 1750056 (1992-07-01), None
Database WPI; Section EI, Week 199330; Derwent Publications Ltd., London, GB; Class U21, AN 1993-241486 XP002367192.
Stan, Mircea R.; Long and Fast Up/Down Counters; IEEE Transactions on Computers, IEEE Service Center, Los Alamitos, CA, US, vol. 47, No. 7, Jul. 1998, pp. 722-735, XP000782017.
European Search Report dated Feb. 28, 2006.
European Search Report dated May 11, 2006.

Affiliated with

Also associated with

Rating

Counter circuit, AD conversion method, AD converter,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Counter circuit, AD conversion method, AD converter,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Counter circuit, AD conversion method, AD converter,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3850009