Correct and efficient sticky bit calculation for exact floating

Details Correct and efficient sticky bit calculation for exact floating Correct and efficient sticky bit calculation for exact floating

1995-07-05

1998-07-28

Gordon, Paul P.

Boots, shoes, and leggings

36474805, 3647481, 364752, 364764, G06F 752, G06F 738

Patent

active

057870306

ABSTRACT:
Quotient digit selection logic is modified so as to prevent a partial remainder equal to the negative divisor from occurring. An enhanced quotient digit selection function prevents the working partial remainder from becoming negative if the result is exact. The enhanced quotient digit selection logic chooses a quotient digit of zero instead of a quotient digit of one when the actual partial remainder is zero. Using a five bit estimated partial remainder where the upper four bits are zero, a possible carry propagation into fourth most significant bit is detected. This can be accomplished by looking at the fifth most significant sum and carry bits of the redundant partial remainder. If they are both zero, then a carry propagation out of that bit position into the least significant position of the estimated partial remainder is not possible, and a quotient digit of zero is chosen. In the alternative case in which one or both of the fifth most significant carry or sum bits of the redundant partial remainder are ones, a quotient digit of one is chosen. This provides a one cycle savings since negative partial remainders no longer need to be restored before calculating the sticky bit. Extra hardware is eliminated because it is no longer necessary to provide any extra mechanism for restoring the preliminary final partial remainder. Latency is improved because no additional cycle time is required to restore negative preliminary partial remainders. An optimized five-level circuit is shown which implements the enhanced quotient selection function.

REFERENCES:
patent: 5023827 (1991-06-01), Kehl et al.
patent: 5258944 (1993-11-01), Smith
patent: 5272660 (1993-12-01), Rossbach
patent: 5357455 (1994-10-01), Sharangpani et al.
patent: 5386376 (1995-01-01), Girard et al.
G.S. Taylor, "Radix 16 SRT dividers with overlapped quotient selection stages", Proc. Seventh IEEE Symp. Compt. Arithmetic, pp. 64-71, 1987.
M.D. Ercegovac and T. Lang, "Division and Square Root: Digital-recurrence Algorithms and Implementations", Kluwer Academic Publishers, 1994, Ch. 3.
M.D. Ercegovac, T. Lang, J.G. Nash, L.P. Chow, "An Area-Time Efficient Binary Divider", Proc. IEEE International Conference on Computer Design, pp. 645-648, 1987.

Affiliated with

Also associated with

Rating

Correct and efficient sticky bit calculation for exact floating does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Correct and efficient sticky bit calculation for exact floating , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Correct and efficient sticky bit calculation for exact floating will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28301