Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive...
Reexamination Certificate
2005-03-08
2005-03-08
Zarneke, David (Department: 2829)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
C438S424000, C438S595000, C438S780000
Reexamination Certificate
active
06864148
ABSTRACT:
A method and structure are provided with reduced gate wrap around to advantageously control for threshold voltage and increase stability in semiconductor devices. A spacer is provided aligned to field dielectric layers to protect the dielectric layers during subsequent etch processes. The spacer is then removed prior to subsequently forming a part of a gate oxide layer and a gate conductor layer. Advantageously, the spacer protects the corner area o the field dielectric and also allows for enhanced thickness of the gate oxide near the corners.
REFERENCES:
patent: 5741738 (1998-04-01), Mandelman et al.
patent: 6184071 (2001-02-01), Lee
patent: 6746935 (2004-06-01), De Coster et al.
Hsiao Chia-Shun
Kim Dong Jun
Geyer Scott B.
MacPherson Kwok & Chen & Heid LLP
Mosel Vitelic Inc.
Park David S.
LandOfFree
Corner protection to reduce wrap around does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Corner protection to reduce wrap around, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Corner protection to reduce wrap around will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3390701