Core template package for creating run-time reconfigurable...

Details Core template package for creating run-time reconfigurable... Core template package for creating run-time reconfigurable...

2006-11-28

2006-11-28

Thomson, William (Department: 2194)

Electrical computers and digital processing systems: interprogra

Application program interface

C719S316000, C719S332000, C716S030000, C703S024000

Reexamination Certificate

active

07143418

ABSTRACT:
A method and apparatus for creating run-time reconfigurable cores using a core template package. The core template package provides an object-oriented application programming interface for specifying run-time reconfigurable (RTR) electronic circuit designs in a RTR application program. A run-time parameterizable (RTP) core library includes a plurality of predefined RTP core classes that implement selected functions in an electronic circuit design when invoked from an RTR application program. An RTP core template package includes a plurality of template classes. Each template class has a predefined set of method interfaces and fields. The RTP core template package further includes an RTP core template class that includes methods for building, connecting and traversing a hierarchy of RTP core objects based on the template classes and the predefined RTP core classes.

REFERENCES:
patent: 6053947 (2000-04-01), Parson
patent: 6199195 (2001-03-01), Goodwin et al.
patent: 6216258 (2001-04-01), Mohan et al.
patent: 6243851 (2001-06-01), Hwang et al.
patent: 6292925 (2001-09-01), Dellinger et al.
patent: 6421808 (2002-07-01), McGeer et al.
patent: 6430732 (2002-08-01), Hwang et al.
patent: 6539438 (2003-03-01), Ledzius et al.
patent: 6634008 (2003-10-01), Dole
patent: 6839884 (2005-01-01), Narain et al.
patent: 2002/0174266 (2002-11-01), Palem et al.
patent: 2004/0073899 (2004-04-01), Luk et al.
Jonathan Ballagh, Java Debug hardware Models using JBits, 2001, pp. 1-8.
Jonathan B. Ballagh, An FPGA-based Run-time Reconfigurable 2-D Discrete Wavelet Transform Core, Jun. 2001, pp. 1-83.
Peter Bellows et al.; “JHDL—An HDL for Reconfigurable Systems”; IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'98); Apr. 1998; pp. 175-184.
Michael Chu et al.; “Object Oriented Circuit-Generators in Java”; IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'98); Apr. 1998; pp. 158-166.
Steve Guccione et al.; “JBits: Java Based Interface for Reconfigurable Computing”; Second Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD'99); Sep. 1999; pp. 1-9.
Eric Keller; “JRoute: A Run-Time Routing API for FPGA Hardware”; Seventh Reconfigurable Architectures Workshop (RAW 2000); May 1-5, 2000; Springer-Verlag, Berlin; pp. 874-881.
Delon Levi et al.; “BoardScope: A Debug Tool for Reconfigurable Systems”; Configurable Computing: Technology and Applications, Proceedings SPIE 3526; SPIE—The International Society for Optical Engineering; Nov. 1998; pp. 239-246.
Oskar Mencer et al.; “PAM-Blox: High Performance FPGA Design for Adaptive Computing”; IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'98); Apr. 1998; pp. 167-174.
Cameron Patterson; “High Performance DES Encryption in Virtex FPGAs using JBits”; IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000); Apr. 2000; pp. 113-121.
Cameron Patterson; “JBits Design Abstractions”; Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01); Copyright 2001 IEEE; pp. 1-2.
S. A. Guccione et al.; “Run-Time Parameterizable Cores”; Ninth International Workshop on Field-Programmable Logic and Applications (FPL'99); Springer-Verlag Lecture Notes in Computer Science, vol. 1673; Aug. 1999; pp. 215-222.
Sundararajarao Mohan et al.; “The Core Generator Framework”; Fifth Canadian Workshop on Field-Programmable Devices (FPD'98); Jun. 1998; pp. 1-6.
L. James Hwang et al.; “Generating Layouts for Self-Implementing Modules”; Eighth International Workshop on Field-Programmable Logic and Applications (FPL'98); Aug. 1998; pp. 525-529.

Affiliated with

Also associated with

Rating

Core template package for creating run-time reconfigurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Core template package for creating run-time reconfigurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Core template package for creating run-time reconfigurable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3642473